Electronic Components Datasheet Search |
|
S-24C04ADPA-TB11 Datasheet(PDF) 11 Page - Seiko Instruments Inc |
|
S-24C04ADPA-TB11 Datasheet(HTML) 11 Page - Seiko Instruments Inc |
11 / 23 page CMOS 2-WIRE SERIAL EEPROM Rev. 2.2_30 S-24C01A/02A/04A Seiko Instruments Inc. 11 7. Read 7.1 Current Address Read The EEPROM is capable of storing the last accessed memory address during both writing and reading. The memory address is stored as long as the power voltage is more than the retention voltage V AH. Accordingly, when the master device recognizes the position of the address pointer inside the EEPROM, data can be read from the memory address of the current address pointer without assigning a word address. This is called "Current Address Read." "Current Address Read" is explained for when the address counter inside the EEPROM is an "n" address. When the EEPROM receives a 7-bit length device address and a 1-bit read/write instruction code "1," following the start condition signal, it outputs the acknowledgment signal. However, in the S- 24C04A, page address P0 becomes invalid, and the memory address of the current address pointer becomes valid. Next, 8-bit length data at an "n" address is output from the EEPROM, in synchronization with the SCL clock. The address counter is incremented at the falling edge of the SCL clock by which the 8th bit of data is output, and the address counter goes to address n+1. The master device does not output the acknowledgment signal and transmits the stop condition signal to finish reading. For recognition of the address pointer inside the EEPROM, take into consideration the following: The memory address counter inside the EEPROM is automatically incremented for every falling edge of the SCL clock by which the 8th bit of data is output during the time of reading. During the time of writing, upper bits of the memory address (upper 5 bits of the word address in the S-24C01A and S-24C02A; upper 4 bits of the word address and page address P0 in the S-24C04A) are left unchanged and are not incremented. Figure 12 Current Address Read S T A R T 1 0 1 0 R E A D S T O P DEVICE ADDRESS R / W M S B SDA LINE ADR INC A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 A C K L S B 1 DATA NO ACK from Master Device (A0 is P0 in the S-24C04A) |
Similar Part No. - S-24C04ADPA-TB11 |
|
Similar Description - S-24C04ADPA-TB11 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |