Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

PI7C8150ND Datasheet(PDF) 6 Page - Pericom Semiconductor Corporation

Part # PI7C8150ND
Description  2-Port PCI-to-PCI Bridge
Download  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PERICOM [Pericom Semiconductor Corporation]
Direct Link  http://www.pericom.com
Logo PERICOM - Pericom Semiconductor Corporation

PI7C8150ND Datasheet(HTML) 6 Page - Pericom Semiconductor Corporation

Back Button PI7C8150ND Datasheet HTML 2Page - Pericom Semiconductor Corporation PI7C8150ND Datasheet HTML 3Page - Pericom Semiconductor Corporation PI7C8150ND Datasheet HTML 4Page - Pericom Semiconductor Corporation PI7C8150ND Datasheet HTML 5Page - Pericom Semiconductor Corporation PI7C8150ND Datasheet HTML 6Page - Pericom Semiconductor Corporation PI7C8150ND Datasheet HTML 7Page - Pericom Semiconductor Corporation PI7C8150ND Datasheet HTML 8Page - Pericom Semiconductor Corporation PI7C8150ND Datasheet HTML 9Page - Pericom Semiconductor Corporation PI7C8150ND Datasheet HTML 10Page - Pericom Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 106 page
background image
PI7C8150
2-PORT PCI-TO-PCI BRIDGE
ADVANCE INFORMATION
vi
August 22, 2002 – Revision 1.02
13
SUPPORTED COMMANDS......................................................................................................... 60
13.1
PRIMARY INTERFACE ............................................................................................................. 60
13.2
SECONDARY INTERFACE....................................................................................................... 61
14
CONFIGURATION REGISTERS................................................................................................ 62
14.1
CONFIGURATION REGISTER ................................................................................................. 62
14.1.1
VENDOR ID REGISTER – OFFSET 00h......................................................................... 63
14.1.2
DEVICE ID REGISTER – OFFSET 00h .......................................................................... 63
14.1.3
COMMAND REGISTER – OFFSET 04h.......................................................................... 63
14.1.4
STATUS REGISTER – OFFSET 04h ................................................................................ 64
14.1.5
REVISION ID REGISTER – OFFSET 08h ...................................................................... 65
14.1.6
CLASS CODE REGISTER – OFFSET 08h....................................................................... 65
14.1.7
CACHE LINE SIZE REGISTER – OFFSET 0Ch ............................................................ 65
14.1.8
PRIMARY LATENCY TIMER REGISTER – OFFSET 0Ch ........................................... 66
14.1.9
HEADER TYPE REGISTER – OFFSET 0Ch................................................................... 66
14.1.10
PRIMARY BUS NUMBER REGISTSER – OFFSET 18h............................................ 66
14.1.11
SECONDARY BUS NUMBER REGISTER – OFFSET 18h ........................................ 66
14.1.12
SUBORDINATE BUS NUMBER REGISTER – OFFSET 18h.................................... 66
14.1.13
SECONDARY LATENCY TIMER REGISTER – OFFSET 18h .................................. 66
14.1.14
I/O BASE REGISTER – OFFSET 1Ch.......................................................................... 67
14.1.15
I/O LIMIT REGISTER – OFFSET 1Ch ........................................................................ 67
14.1.16
SECONDARY STATUS REGISTER – OFFSET 1Ch................................................... 67
14.1.17
MEMORY BASE REGISTER – OFFSET 20h .............................................................. 68
14.1.18
MEMORY LIMIT REGISTER – OFFSET 20h............................................................. 68
14.1.19
PEFETCHABLE MEMORY BASE REGISTER – OFFSET 24h ................................ 68
14.1.20
PREFETCHABLE MEMORY LIMIT REGISTER – OFFSET 24h ............................ 69
14.1.21
PREFETCHABLE MEMORY BASE ADDRESS UPPER 32-BITS REGISTER –
OFFSET 28h ....................................................................................................................................... 69
14.1.22
PREFETCHABLE MEMORY LIMIT ADDRESS UPPER 32-BITS REGISTER –
OFFSET 2Ch....................................................................................................................................... 69
14.1.23
I/O BASE ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h .......................... 69
14.1.24
I/O LIMIT ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h......................... 70
14.1.25
ECP POINTER REGISTER – OFFSET 34h................................................................. 70
14.1.26
INTERRUPT LINE REGISTER – OFFSET 3Ch ......................................................... 70
14.1.27
INTERRUPT PIN REGISTER – OFFSET 3Ch............................................................ 70
14.1.28
BRIDGE CONTROL REGISTER – OFFSET 3Ch ....................................................... 70
14.1.29
DIAGNOSTIC / CHIP CONTROL REGISTER – OFFSET 40h.................................. 71
14.1.30
ARBITER CONTROL REGISTER – OFFSET 40h...................................................... 72
14.1.31
EXTENDED CHIP CONTROL REGISTER – OFFSET 48h....................................... 73
14.1.32
UPSTREAM MEMORY CONTROL REGISTER – OFFSET 48h ............................... 73
14.1.33
SECONDARY BUS ARBITER PREEMPTION CONTROL REGISTER – OFFSET
4Ch
.......................................................................................................................................... 73
14.1.34
UPSTREAM (S TO P) MEMORY BASE REGISTER – OFFSET 50h ........................ 74
14.1.35
UPSTREAM (S TO P) MEMORY LIMIT REGISTER – OFFSET 50h....................... 74
14.1.36
UPSTREAM (S TO P) MEMORY BASE UPPER 32-BITS REGISTER – OFFSET 54h
.......................................................................................................................................... 74
14.1.37
UPSTREAM (S TO P) MEMORY LIMIT UPPER 32-BITS REGISTER – OFFSET
58h
.......................................................................................................................................... 75
14.1.38
P_SERR_L EVENT DISABLE REGISTER – OFFSET 64h........................................ 75
14.1.39
GPIO DATA AND CONTROL REGISTER – OFFSET 64h ........................................ 76
14.1.40
SECONDARY CLOCK CONTROL REGISTER – OFFSET 68h ................................. 76
14.1.41
P_SERR_L STATUS REGISTER – OFFSET 68h ........................................................ 77
14.1.42
PORT OPTION REGISTER – OFFSET 74h................................................................. 77


Similar Part No. - PI7C8150ND

ManufacturerPart #DatasheetDescription
logo
Pericom Semiconductor C...
PI7C8150A PERICOM-PI7C8150A Datasheet
1Mb / 111P
   2-PORT PCI-to-PCI BRIDGE
PI7C8150AMA PERICOM-PI7C8150AMA Datasheet
1Mb / 111P
   2-PORT PCI-to-PCI BRIDGE
PI7C8150AMA-33 PERICOM-PI7C8150AMA-33 Datasheet
1Mb / 111P
   2-PORT PCI-to-PCI BRIDGE
PI7C8150AMAE PERICOM-PI7C8150AMAE Datasheet
1Mb / 111P
   2-PORT PCI-to-PCI BRIDGE
PI7C8150AMAE-33 PERICOM-PI7C8150AMAE-33 Datasheet
1Mb / 111P
   2-PORT PCI-to-PCI BRIDGE
More results

Similar Description - PI7C8150ND

ManufacturerPart #DatasheetDescription
logo
Pericom Semiconductor C...
PI7C8150A PERICOM-PI7C8150A Datasheet
1Mb / 111P
   2-PORT PCI-to-PCI BRIDGE
PI7C8152A PERICOM-PI7C8152A_07 Datasheet
660Kb / 90P
   2-Port PCI-to-PCI Bridge
PI7C8140AMAE PERICOM-PI7C8140AMAE Datasheet
1Mb / 82P
   2-Port PCI-to-PCI Bridge
PI7C8154A PERICOM-PI7C8154A Datasheet
818Kb / 114P
   2-Port PCI-to-PCI Bridge
PI7C8154BNAE PERICOM-PI7C8154BNAE Datasheet
1Mb / 111P
   Asynchronous 2-Port PCI-to-PCI Bridge
PI7C8150B PERICOM-PI7C8150B Datasheet
1Mb / 108P
   ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
PI7C8148B PERICOM-PI7C8148B_06 Datasheet
1Mb / 94P
   ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
PI7C8150B PERICOM-PI7C8150B_15 Datasheet
1Mb / 107P
   ASYNCHRONOUS 2-PORT PCI-TO-PCI BRIDGE
PI7C8140A PERICOM-PI7C8140A Datasheet
117Kb / 3P
   2 PORT PCI TO PCI BRIDGE PLX PCI 6140 COMPARISON
PI7C21P100B PERICOM-PI7C21P100B Datasheet
1Mb / 79P
   2-PORT PCI-X TO PCI-X BRIDGE
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com