Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

70V7599S200BFGI Datasheet(PDF) 6 Page - Integrated Device Technology

Part # 70V7599S200BFGI
Description  HIGH-SPEED 3.3V 128K x 36 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

70V7599S200BFGI Datasheet(HTML) 6 Page - Integrated Device Technology

Back Button 70V7599S200BFGI Datasheet HTML 2Page - Integrated Device Technology 70V7599S200BFGI Datasheet HTML 3Page - Integrated Device Technology 70V7599S200BFGI Datasheet HTML 4Page - Integrated Device Technology 70V7599S200BFGI Datasheet HTML 5Page - Integrated Device Technology 70V7599S200BFGI Datasheet HTML 6Page - Integrated Device Technology 70V7599S200BFGI Datasheet HTML 7Page - Integrated Device Technology 70V7599S200BFGI Datasheet HTML 8Page - Integrated Device Technology 70V7599S200BFGI Datasheet HTML 9Page - Integrated Device Technology 70V7599S200BFGI Datasheet HTML 10Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 22 page
background image
6.42
6
IDT70V7599S
High-Speed 128K x 36 Synchronous Bank-Switchable Dual-Port Static RAM
Industrial and Commercial Temperature Ranges
NOTES:
1. "H" = VIH, "L" = VIL, "X" = Don't Care.
2. ADS, CNTEN, REPEAT are set as appropriate for address access. Refers to Truth Table II for details.
3. OE is an asynchronous input signal.
4. It is possible to read or write any combination of bytes during a given access. A few representative samples have been illustrated here.
Truth Table I—Read/Write and Enable Control(1,2,3,4)
OE3
CLK
CE0
CE1
BE3
BE2
BE1
BE0
R/W
Byte 3
I/O27-35
Byte 2
I/O18-26
Byte 1
I/O9-17
Byte 0
I/O0-8
MODE
X
H
X
X
X
X
X
X
High-Z
High-Z
High-Z
High-Z
Deselected–Power Down
X
X
L
X
X
X
X
X
High-Z
High-Z
High-Z
High-Z
Deselected–Power Down
X
L
H
H
H
H
H
X
High-Z
High-Z
High-Z
High-Z
All Bytes Deselected
X
L
H
H
H
H
L
L
High-Z
High-Z
High-Z
DIN
Write to Byte 0 Only
X
L
H
H
H
L
H
L
High-Z
High-Z
DIN
High-Z
Write to Byte 1 Only
X
LH
H
L
H
H
L
High-Z
DIN
High-Z
High-Z
Write to Byte 2 Only
X
LH
LH
H
H
L
DIN
High-Z
High-Z
High-Z
Write to Byte 3 Only
X
L
H
H
H
L
L
L
High-Z
High-Z
DIN
DIN
Write to Lower 2 Bytes Only
X
LH
L
L
H
H
L
DIN
DIN
High-Z
High-Z
Write to Upper 2 bytes Only
X
L
H
LLL
LL
DIN
DIN
DIN
DIN
Write to All Bytes
L
L
H
H
H
H
L
H
High-Z
High-Z
High-Z
DOUT
Read Byte 0 Only
L
L
H
H
H
L
H
H
High-Z
High-Z
DOUT
High-Z
Read Byte 1 Only
L
LH
H
L
H
H
H
High-Z
DOUT
High-Z
High-Z
Read Byte 2 Only
L
LH
LH
H
H
H
DOUT
High-Z
High-Z
High-Z
Read Byte 3 Only
L
L
H
H
H
L
L
H
High-Z
High-Z
DOUT
DOUT
Read Lower 2 Bytes Only
L
LH
L
L
H
H
H
DOUT
DOUT
High-Z
High-Z
Read Upper 2 Bytes Only
L
LH
L
L
L
LH
DOUT
DOUT
DOUT
DOUT
Read All Bytes
H
X
X
X
X
X
X
X
X
High-Z
High-Z
High-Z
High-Z
Outputs Disabled
5626 tbl 02
Truth Table II—Address and Address Counter Control(1,2,7)
NOTES:
1. "H" = VIH, "L" = VIL, "X" = Don't Care.
2. Read and write operations are controlled by the appropriate setting of R/W, CE0, CE1, BEn and OE.
3. Outputs configured in flow-through output mode: if outputs are in pipelined mode the data out will be delayed by one cycle.
4. ADS and REPEAT are independent of all other memory control signals including CE0, CE1 and BEn
5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other memory control signals including CE0, CE1, BEn.
6. When REPEAT is asserted, the counter will reset to the last valid address loaded via ADS. This value is not set at power-up: a known location should be loaded
via ADS during initialization if desired. Any subsequent ADS access during operations will update the REPEAT address location.
7. The counter includes bank address and internal address. The counter will advance across bank boundaries. For example, if the counter is in Bank 0, at address
FFFh, and is advanced one location, it will move to address 0h in Bank 1. By the same token, the counter at FFFh in Bank 63 will advance to 0h in Bank 0. Refer
to Timing Waveform of Counter Repeat, page 18. Care should be taken during operation to avoid having both counters point to the same bank (i.e., ensure BA0L
- BA5L
≠ BA0R - BA5R), as this condition will invalidate the access for both ports. Please refer to the functional description on page 19 for details.
Address
Previous
Address
Addr
Used
CLK
ADS
CNTEN
REPEAT(6)
I/O(3)
MODE
An
X
An
L(4)
XH
DI/O (n)
External Address Used
XAn
An + 1
H
L(5)
HDI/O(n+1)
Counter Enabled—Internal Address generation
X
An + 1
An + 1
HH
H
DI/O(n+1)
External Address Blocked—Counter disabled (An + 1 reused)
XX
An
XX
L(4)
DI/O(0)
Counter Set to last valid ADS load
5626 tbl 03


Similar Part No. - 70V7599S200BFGI

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
70V7599S200BF IDT-70V7599S200BF Datasheet
230Kb / 22P
   HIGH-SPEED 3.3V 128K x 36 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
70V7599S200BFI IDT-70V7599S200BFI Datasheet
230Kb / 22P
   HIGH-SPEED 3.3V 128K x 36 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
More results

Similar Description - 70V7599S200BFGI

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT70V7519S IDT-IDT70V7519S_15 Datasheet
756Kb / 22P
   HIGH-SPEED 3.3V 256K x 36 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM
logo
Renesas Technology Corp
70V7599 RENESAS-70V7599 Datasheet
525Kb / 24P
   HIGH-SPEED 3.3V 128K x 36 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
OCTOBER 2019
logo
Integrated Device Techn...
IDT70V7599S IDT-IDT70V7599S_09 Datasheet
230Kb / 22P
   HIGH-SPEED 3.3V 128K x 36 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
IDT70V7599S IDT-IDT70V7599S Datasheet
489Kb / 22P
   HIGH-SPEED 3.3V 128K x 36 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
IDT70V7319S IDT-IDT70V7319S_15 Datasheet
744Kb / 22P
   HIGH-SPEED 3.3V 256K x 18 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM
IDT70V7339S IDT-IDT70V7339S_15 Datasheet
745Kb / 22P
   HIGH-SPEED 3.3V 512K x 18 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM
IDT70V7399S IDT-IDT70V7399S Datasheet
488Kb / 22P
   HIGH-SPEED 3.3V 128K x 18 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
IDT70V7519S IDT-IDT70V7519S Datasheet
490Kb / 22P
   HIGH-SPEED 3.3V 256K x 36 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
IDT70V7519S IDT-IDT70V7519S_09 Datasheet
231Kb / 22P
   HIGH-SPEED 3.3V 256K x 36 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
IDT70V7589S IDT-IDT70V7589S Datasheet
494Kb / 22P
   HIGH-SPEED 3.3V 64K x 36 SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM WITH 3.3V OR 2.5V INTERFACE
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com