Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

723633L12PFG Datasheet(PDF) 11 Page - Integrated Device Technology

Part # 723633L12PFG
Description  CMOS BUS-MATCHING SyncFIFO
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

723633L12PFG Datasheet(HTML) 11 Page - Integrated Device Technology

Back Button 723633L12PFG Datasheet HTML 7Page - Integrated Device Technology 723633L12PFG Datasheet HTML 8Page - Integrated Device Technology 723633L12PFG Datasheet HTML 9Page - Integrated Device Technology 723633L12PFG Datasheet HTML 10Page - Integrated Device Technology 723633L12PFG Datasheet HTML 11Page - Integrated Device Technology 723633L12PFG Datasheet HTML 12Page - Integrated Device Technology 723633L12PFG Datasheet HTML 13Page - Integrated Device Technology 723633L12PFG Datasheet HTML 14Page - Integrated Device Technology 723633L12PFG Datasheet HTML 15Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 28 page
background image
11
COMMERCIALTEMPERATURERANGE
IDT723623/723633/723643 BUS-MATCHING SyncFIFO™
256 x 36, 512 x 36, 1,024 x 36
TABLE 1 — FLAG PROGRAMMING
SPM
FS1/SEN
FSO/SD
RS1
X AND Y REGlSTERS(1)
HH
H
64
HH
L
16
HL
H
8
HL
L
Parallel programming via Port A
LH
L
Serial Programming via SD
LH
H
reserved
LL
H
reserved
LL
L
reserved
NOTE:
1. X register holds the offset for AE; Y register holds the offset for AF.
— PARALLEL LOAD FROM PORT A
To program the X and Y registers from Port A, perform a Reset on with
SPMHIGHandFS0andFS1LOWduringtheLOW-to-HIGHtransitionofRS1.
Afterthisresetiscomplete,thefirsttwowritestotheFIFOdonotstoredatain
RAM. The first two write cycles load the offset registers in the order Y, X. On
thethirdwritecycletheFIFOisreadytobeloadedwithadataword. SeeFigure
5, Parallel Programming of the Almost-Full Flag and Almost-Empty Flag
Offset Values after Reset (IDT Standard and FWFT modes), for a detailed
timingdiagram.ThePortAdatainputsusedbytheoffsetregistersare(A7-A0),
(A8-A0), or (A9-A0) for the IDT723623, IDT723633 or IDT723643, respec-
tively. Thehighestnumberedinputisusedasthemostsignificantbitofthebinary
numberineachcase. Validprogrammingvaluesfortheregistersrangefrom
1 to 252 for the IDT723623; 1 to 508 for the IDT723633; and 1 to 1,020 for the
IDT723643. AfteralltheoffsetregistersareprogrammedfromPortAtheFIFO
beginsnormaloperation.
— SERIAL LOAD
ToprogramtheXandYregistersserially,initiateaResetwithSPMLOW,
FS0/SDLOWandFS1/SENHIGHduringtheLOW-to-HIGHtransitionofRS1.
After this reset is complete, the X and Y register values are loaded bit-wise
through the FS0/SD input on each LOW-to-HIGH transition of CLKA that the
FS1/SEN input is LOW. There are 16-, 18- or 20-bit writes are needed to
complete the programming for the IDT723623, IDT723633, or IDT723643,
respectively. ThetworegistersarewrittenintheorderY,X.Eachregistervalue
CSA
W/RA
ENA
MBA
CLKA
Data A (A0-A35) I/O
PORT FUNCTION
H
X
X
X
X
High-Impedance
None
L
H
L
X
X
Input
None
LH
H
L
Input
FIFO write
LH
H
H
Input
Mail1write
L
L
L
L
X
Output
None
LL
H
L
Output
None
L
L
L
H
X
Output
None
LL
H
H
Output
Mail2 read (set MBF2 HIGH)
TABLE 2 — PORT A ENABLE FUNCTION TABLE
TABLE 3 — PORT B ENABLE FUNCTION TABLE
CSB
W/RB
ENB
MBB
CLKB
Data B (B0-B35) I/O
PORT FUNCTION
H
X
X
X
X
High-Impedance
None
L
L
L
X
X
Input
None
LL
H
L
Input
None
LL
H
H
Input
Mail2write
L
H
L
L
X
Output
None
LH
H
L
Output
FIFO read
L
H
L
H
X
Output
None
LH
H
H
Output
Mail1 read (set MBF1 HIGH)


Similar Part No. - 723633L12PFG

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
723633L12PFG RENESAS-723633L12PFG Datasheet
377Kb / 29P
   CMOS BUS-MATCHING SyncFIFO TM 256 x 36, 512 x 36, 1,024 x 36
MARCH 2018
723633L12PFG8 RENESAS-723633L12PFG8 Datasheet
377Kb / 29P
   CMOS BUS-MATCHING SyncFIFO TM 256 x 36, 512 x 36, 1,024 x 36
MARCH 2018
More results

Similar Description - 723633L12PFG

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT723653 IDT-IDT723653 Datasheet
323Kb / 29P
   CMOS SyncFIFO WITH BUS-MATCHING
IDT723626 IDT-IDT723626 Datasheet
563Kb / 35P
   CMOS TRIPLE BUS SyncFIFO WITH BUS-MATCHING
IDT72V3683 IDT-IDT72V3683 Datasheet
341Kb / 30P
   3.3 VOLT CMOS SyncFIFO WITH BUS-MATCHING
IDT72V3653 IDT-IDT72V3653_16 Datasheet
184Kb / 30P
   3.3 VOLT CMOS SyncFIFO WITH BUS-MATCHING
IDT72V3656 IDT-IDT72V3656_09 Datasheet
381Kb / 39P
   3.3 VOLT CMOS TRIPLE BUS SyncFIFO WITH BUS-MATCHING
IDT723656 IDT-IDT723656_09 Datasheet
341Kb / 39P
   CMOS TRIPLE BUS SyncFIFO
IDT723626 IDT-IDT723626_14 Datasheet
510Kb / 35P
   CMOS TRIPLE BUS SyncFIFO
logo
Renesas Technology Corp
IDT723616 RENESAS-IDT723616 Datasheet
570Kb / 27P
   CMOS TRIPLE BUS SyncFIFO™ WITH BUS-MATCHING AND BYTE SWAPPING 64 x 36 x 2
FEBRUARY 2009
IDT723623 RENESAS-IDT723623 Datasheet
377Kb / 29P
   CMOS BUS-MATCHING SyncFIFO TM 256 x 36, 512 x 36, 1,024 x 36
MARCH 2018
logo
Integrated Device Techn...
IDT72420 IDT-IDT72420_05 Datasheet
97Kb / 11P
   CMOS SyncFIFO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com