72261LA15PFGI datasheet(6/27 Pages) IDT

Part #	72261LA15PFGI

Description	CMOS SuperSync FIFO

Download	27 Pages

Scroll/Zoom	100%

Manufacturer	IDT [Integrated Device Technology]

Direct Link	http://www.idt.com

Logo

6 / 27 page

6

COMMERCIALANDINDUSTRIAL

TEMPERATURERANGES

IDT72261LA/72271LA SuperSync FIFO™

16,384 x 9 and 32,768 x 9

4671 drw 04

1.1K

30pF*

680

Ω

5V

D.U.T.

Commercial

Commercial & Industrial(2)

IDT72261LA10

IDT72261LA15

IDT72261LA20

IDT72271LA10

IDT72271LA15

IDT72271LA20

Symbol

Parameter

Min.

Max.

Min.

Max.

Min.

Max.

Unit

fS

Clock Cycle Frequency

—

100

—

66.7

—

50

MHz

tA

DataAccessTime

2

8

2

10

2

12

ns

tCLK

Clock Cycle Time

10

—

15

—

20

—

ns

tCLKH

Clock High Time

4.5

—

6

—

8

—

ns

tCLKL

Clock Low Time

4.5

—

6

—

8

—

ns

tDS

DataSetupTime

3

—

4

—

5

—

ns

tDH

DataHoldTime

0

—

1

—

1

—

ns

tENS

EnableSetupTime

3

—

4

—

5

—

ns

tENH

EnableHoldTime

0

—

1

—

1

—

ns

tLDS

LoadSetupTime

3

—

4

—

5

—

ns

tLDH

LoadHoldTime

0

—

1

—

1

—

ns

tRS

ResetPulseWidth(3)

10

—

15

—

20

—

ns

tRSS

ResetSetupTime

10

—

15

—

20

—

ns

tRSR

Reset Recovery Time

10

—

15

—

20

—

ns

tRSF

ResettoFlagandOutputTime

—

10

—

15

—

20

ns

tFWFT

ModeSelectTime

0

—

0

—

0

—

ns

tRTS

RetransmitSetupTime

3

—

4

—

5

—

ns

tOLZ

Output Enable to Output in Low Z(4)

0

—

0—

ns

tOE

OutputEnabletoOutputValid

2

6

3

8

3

10

ns

tOHZ

Output Enable to Output in High Z(4)

2

638

3

10

ns

tWFF

Write Clock to FF or IR

—8

—

10

—

12

ns

tREF

Read Clock to EF or OR

—8

—

10

—

12

ns

tPAF

Write Clock to PAF

—8

—

10

—

12

ns

tPAE

Read Clock to PAE

—8

—

10

—

12

ns

tHF

Clock to HF

—16

—

20

—

22

ns

tSKEW1

Skew time between RCLK and WCLK for FF/IR

5—

6

—

10

—

ns

tSKEW2

Skew time between RCLK and WCLK for PAE and PAF

12

—

15

—

20

—

ns

tSKEW3

Skew time between RCLK and WCLK for EF/OR

60

—

60

—

60

—

ns

tSKEW4

Skew time between RCLK and WCLK for PAE and PAF

15

—

17

—

25

—

ns

forRe-transmitoperation

AC ELECTRICAL CHARACTERISTICS(1)

(Commercial: VCC = 5V ± 10%, TA = 0

°C to +70°C; Industrial: VCC = 5V ± 10%, TA = –40°C to +85°C)

NOTES:

1. All AC timings apply to both Standard IDT mode and First Word Fall Through mode.

2. Industrial temperature range product for 15ns and 20ns speed grades are available as a standard device.

3. Pulse widths less than minimum values are not allowed.

4. Values guaranteed by design, not currently tested.

Input Pulse Levels

GND to 3.0V

Input Rise/Fall Times

3ns

Input Timing Reference Levels

1.5V

Output Reference Levels

1.5V

Output Load

See Figure 1

AC TEST CONDITIONS

Figure 2. Output Load

* Includes jig and scope capacitances.

Similar Part No. - 72261LA15PFGI

Manufacturer	Part #	Datasheet	Description
Gilway Technical Lamp	7226	143Kb / 2P	T-1 Subminiature Lamps
Integrated Device Techn...	72265LA10PFG	488Kb / 27P	CMOS SuperSync FIFO
	72265LA10PFG8	488Kb / 27P	CMOS SuperSync FIFO
	72265LA10PFGI	488Kb / 27P	CMOS SuperSync FIFO
	72265LA10PFGI8	488Kb / 27P	CMOS SuperSync FIFO

More results

Similar Description - 72261LA15PFGI

Manufacturer	Part #	Datasheet	Description
Integrated Device Techn...	IDT72255LA	354Kb / 27P	CMOS SUPERSYNC FIFO
	DT72281	424Kb / 26P	CMOS SuperSync FIFO
	IDT72261LA	304Kb / 27P	CMOS SuperSync FIFO
	IDT72275	230Kb / 25P	CMOS SUPERSYNC FIFO?
	IDT72255LA	488Kb / 27P	CMOS SuperSync FIFO
	IDT72255LA	328Kb / 27P	CMOS SuperSync FIFO
	IDT72291	277Kb / 26P	CMOS SuperSync FIFO
	IDT72V271	310Kb / 27P	3.3 VOLT CMOS SuperSync FIFO
	IDT72V285	213Kb / 25P	3.3 VOLT CMOS SuperSync FIFO
	IDT72V281	222Kb / 26P	3.3 VOLT CMOS SuperSync FIFO

More results

72261LA15PFGI Datasheet(PDF) 6 Page - Integrated Device Technology

72261LA15PFGI Datasheet(HTML) 6 Page - Integrated Device Technology

Similar Part No. - 72261LA15PFGI

Similar Description - 72261LA15PFGI

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

Datasheet Download

Link URL