Electronic Components Datasheet Search |
|
70T651S10DRG Datasheet(PDF) 1 Page - Integrated Device Technology |
|
70T651S10DRG Datasheet(HTML) 1 Page - Integrated Device Technology |
1 / 28 page ©2015 Integrated Device Technology, Inc. 1 JULY 2015 DSC-5632/8 CE0R R/ WR CE1R BE0R BE1R BE2R BE3R 256/128K x 36 MEMORY ARRAY Address Decoder A17R(1) A0R Address Decoder CE0L R/ WL CE1L BE0L BE1L BE2L BE3L Dout0-8_L Dout9-17_L Dout18-26_L Dout27-35_L Dout0-8_R Dout9-17_R Dout18-26_R Dout27-35_R B E 0 L B E 1 L B E 2 L B E 3 L B E 3 R B E 2 R B E 1 R B E 0 R I/O0L- I/O35L A17L(1) A0L I/O0R -I/O35R Di n_L ADDR_L Di n_R ADDR_R OER OEL ARBITRATION INTERRUPT SEMAPHORE LOGIC SEML INTL(3) BUSYL(2,3) M/ S R/ WL OEL R/ WR OER CE0L CE1L CE0R CE1R BUSYR(2,3) SEMR INTR(3) 4869 drw 01 ZZ CONTROL LOGIC ZZL (4) ZZR (4) JTAG TCK TRST TMS TDI TDO Functional Block Diagram ◆ ◆ ◆ ◆ ◆ On-chip port arbitration logic ◆ ◆ ◆ ◆ ◆ Full on-chip hardware support of semaphore signaling between ports ◆ ◆ ◆ ◆ ◆ Fully asynchronous operation from either port ◆ Separate byte controls for multiplexed bus and bus matching compatibility ◆ ◆ ◆ ◆ ◆ Sleep Mode Inputs on both ports ◆ ◆ ◆ ◆ ◆ Supports JTAG features compliant to IEEE 1149.1 ◆ ◆ ◆ ◆ ◆ Single 2.5V (±100mV) power supply for core ◆ ◆ ◆ ◆ ◆ LVTTL-compatible, selectable 3.3V (±150mV)/2.5V (±100mV) power supply for I/Os and control signals on each port ◆ ◆ ◆ ◆ ◆ Available in a 256-ball Ball Grid Array, 208-pin Plastic Quad Flatpack and 208-ball fine pitch Ball Grid Array. ◆ ◆ ◆ ◆ ◆ Industrial temperature range (–40°C to +85°C) is available for selected speeds Features ◆ ◆ ◆ ◆ ◆ True Dual-Port memory cells which allow simultaneous access of the same memory location ◆ ◆ ◆ ◆ ◆ High-speed access – Commercial:10/12/15ns(max.) – Industrial: 10/12ns (max.) ◆ ◆ ◆ ◆ ◆ RapidWrite Mode simplifies high-speed consecutive write cycles ◆ ◆ ◆ ◆ ◆ Dual chip enables allow for depth expansion without external logic ◆ ◆ ◆ ◆ ◆ IDT70T651/9 easily expands data bus width to 72 bits or more using the Master/Slave select when cascading more than one device ◆ ◆ ◆ ◆ ◆ M/S = VIH for BUSY output flag on Master, M/S = VIL for BUSY input on Slave ◆ ◆ ◆ ◆ ◆ Busy and Interrupt Flags HIGH-SPEED 2.5V 256/128K x 36 ASYNCHRONOUS DUAL-PORT STATIC RAM WITH 3.3V 0R 2.5V INTERFACE IDT70T651/9S NOTES: 1. Address A17x is a NC for IDT70T659. 2. BUSY is an input as a Slave (M/S=VIL) and an output when it is a Master (M/S=VIH). 3. BUSY and INT are non-tri-state totem-pole outputs (push-pull). 4. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. OPTx, INTx, M/S and the sleep mode pins themselves (ZZx) are not affected during sleep mode. ◆ ◆ ◆ ◆ ◆ Green parts available, see ordering information |
Similar Part No. - 70T651S10DRG |
|
Similar Description - 70T651S10DRG |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |