Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

72V291L15TFGI8 Datasheet(PDF) 10 Page - Integrated Device Technology

Part # 72V291L15TFGI8
Description  3.3 VOLT CMOS SuperSync FIFO
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

72V291L15TFGI8 Datasheet(HTML) 10 Page - Integrated Device Technology

Back Button 72V291L15TFGI8 Datasheet HTML 6Page - Integrated Device Technology 72V291L15TFGI8 Datasheet HTML 7Page - Integrated Device Technology 72V291L15TFGI8 Datasheet HTML 8Page - Integrated Device Technology 72V291L15TFGI8 Datasheet HTML 9Page - Integrated Device Technology 72V291L15TFGI8 Datasheet HTML 10Page - Integrated Device Technology 72V291L15TFGI8 Datasheet HTML 11Page - Integrated Device Technology 72V291L15TFGI8 Datasheet HTML 12Page - Integrated Device Technology 72V291L15TFGI8 Datasheet HTML 13Page - Integrated Device Technology 72V291L15TFGI8 Datasheet HTML 14Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 26 page
background image
10
COMMERCIAL AND INDUSTRIAL
TEMPERATURE RANGES
IDT72V281/72V291 3.3V CMOS SUPERSYNC FIFOTM
65,536 x 9 and 131,072 x 9
SERIAL PROGRAMMING MODE
If Serial Programming mode has been selected, as described above,
then programming of PAE and PAF values can be achieved by using a
combination of the LD, SEN, WCLK and SI input pins. Programming PAE
and PAF proceeds as follows: when LD and SEN are set LOW, data on
the SI input are written, one bit for each WCLK rising edge, starting with the
Empty Offset LSB and ending with the Full Offset MSB. A total of 32 bits
for the IDT72V281 and 34 bits for the IDT72V291. See Figure 13, Serial
Loading of Programmable Flag Registers, for the timing diagram for this
mode.
Using the serial method, individual registers cannot be programmed
selectively. PAE and PAF can show a valid status only after the complete
set of bits (for all offset registers) has been entered. The registers can be
reprogrammed as long as the complete set of new offset bits is entered.
When LD is LOW and SEN is HIGH, no serial write to the registers can
occur.
Write operations to the FIFO are allowed before and during the serial
programming sequence. In this case, the programming of all offset bits
does not have to occur at once. A select number of bits can be written to
the SI input and then, by bringing LD and SEN HIGH, data can be written
to FIFO memory via Dn by toggling WEN. When WEN is brought HIGH
with LD and SEN restored to a LOW, the next offset bit in sequence is
written to the registers via SI. If an interruption of serial programming is
desired, it is sufficient either to set LD LOW and deactivate SEN or to set
SEN LOW and deactivate LD. Once LD and SEN are both restored to
a LOW level, serial offset programming continues.
From the time serial programming has begun, neither partial flag will be
valid until the full set of bits required to fill all the offset registers has been
written. Measuring from the rising WCLK edge that achieves the above
criteria; PAF will be valid after two more rising WCLK edges plus tPAF,
PAE will be valid after the next two rising RCLK edges plus tPAE plus
tSKEW2.
It is not possible to read the flag offset values in a serial mode.
PARALLEL MODE
If Parallel Programming mode has been selected, as described above,
then programming of PAE and PAF values can be achieved by using a
combination of the LD, WCLK , WEN and Dn input pins. For the
IDT72V281, programming PAE and PAF proceeds as follows: when LD
and WEN are set LOW, data on the inputs Dn are written into the Empty
OffsetLSBRegisteronthefirstLOW-to-HIGHtransitionofWCLK.Uponthe
second LOW-to-HIGH transition of WCLK, data are written into the Empty
Offset MSB Register. Upon the third LOW-to-HIGH transition of WCLK,
data are written into the Full Offset LSB Register. Upon the fourth LOW-
to-HIGH transition of WCLK, data are written into the Full Offset MSB
Register. The fifth transition of WCLK writes, once again, to the Empty
Offset LSB Register. See Figure 14, Parallel Loading of Programmable
Flag Registers for the IDT72V281, for the timing diagram for this mode.
For the IDT72V291, programming PAE and PAF proceeds as
follows: when LD and WEN are set LOW, data on the inputs Dnare written
into the Empty Offset LSB Register on the first LOW-to-HIGH transition of
WCLK. Upon the second LOW-to-HIGH transition of WCLK, data are
written into the Empty Offset Mid-Byte Register. Upon the third LOW-to-
HIGH transition of WCLK, data are written into the Empty Offset MSB
Register. Upon the fourth LOW-to-HIGH transition of WCLK, data are
written into the Full Offset LSB Register. Upon the fifth LOW-to-HIGH
transition of WCLK, data are written into the Full Offset Mid-Byte Register.
Upon the sixth LOW-to-HIGH transition of WCLK, data are written into the
Full Offset MSB Register. The seventh transition of WCLK writes, once
again, into the Empty Offset LSB Register. See Figure 15, Parallel Loading
of Programmable Flag Registers for the IDT72V291, for the timing diagram
for this mode.
The act of writing offsets in parallel employs a dedicated write offset
register pointer. The act of reading offsets employs a dedicated read offset
register pointer. The two pointers operate independently; however, a read
and a write should not be performed simultaneously to the offset registers.
A Master Reset initializes both pointers to the Empty Offset (LSB) register.
A Partial Reset has no effect on the position of these pointers.
Write operations to the FIFO are allowed before and during the parallel
programming sequence. In this case, the programming of all offset registers
does not have to occur at one time. One, two or more offset registers can
be written and then by bringing LD HIGH, write operations can be
redirected to the FIFO memory. When LD is set LOW again, and WEN is
LOW, the next offset register in sequence is written to. As an alternative to
holding WEN LOW and toggling LD, parallel programming can also be
interrupted by setting LD LOW and toggling WEN.
Note that the status of a partial flag (PAE or PAF) output is invalid
during the programming process. From the time parallel programming has
begun, a partial flag output will not be valid until the appropriate offset word
has been written to the register(s) pertaining to that flag. Measuring from the
rising WCLK edge that achieves the above criteria; PAF will be valid after
two more rising WCLK edges plus tPAF, PAE will be valid after the next two
rising RCLK edges plus tPAE plus tSKEW2.
The act of reading the offset registers employs a dedicated read offset
register pointer. The contents of the offset registers can be read on the Q0-
Qn pins when LD is set LOW and REN is set LOW. For the IDT72V281,
data are read via Qn from the Empty Offset LSB Register on the first LOW-
to-HIGH transition of RCLK. Upon the second LOW-to-HIGH transition of
RCLK, data are read from the Empty Offset MSB Register. Upon the third
LOW-to-HIGH transition of RCLK, data are read from the Full Offset LSB
Register. Upon the fourth LOW-to-HIGH transition of RCLK, data are read
from the Full Offset MSB Register. The fifth transition of RCLK reads, once
again, from the Empty Offset LSB Register. See Figure 16, Parallel Read
of Programmable Flag Registers for the IDT72V281, for the timing diagram
for this mode.
For the IDT72V291, data is read via Qn from the Empty Offset LSB
Register on the first LOW-to-HIGH transition of RCLK. Upon the second
LOW-to-HIGH transition of RCLK, data are read from the Empty Offset Mid-
Byte Register. Upon the third LOW-to-HIGH transition of RCLK, data are
read from the Empty Offset MSB Register. Upon the fourth LOW-to-HIGH
transition of RCLK, data are read from the Full Offset LSB Register. Upon
the fifth LOW-to-HIGH transition of RCLK, data are read from the Full Offset
Mid-Byte Register. Upon the sixth LOW-to-HIGH transition of RCLK, data
are read from the Full Offset MSB Register. The seventh transition of RCLK
reads, once again, from the Empty Offset LSB Register. See Figure 17,
Parallel Read of Programmable Flag Registers for the IDT72V291, for the
timing diagram for this mode.
It is permissible to interrupt the offset register read sequence with reads
or writes to the FIFO. The interruption is accomplished by deasserting
REN, LD, or both together. When REN and LD are restored to a LOW
level, reading of the offset registers continues where it left off. It should be
noted, and care should be taken from the fact that when a parallel read of
the flag offsets is performed, the data word that was present on the output
lines Qn will be overwritten.


Similar Part No. - 72V291L15TFGI8

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
72V293L10BCG RENESAS-72V293L10BCG Datasheet
480Kb / 46P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II™ NARROW BUS FIFO
MARCH 2018
72V293L10BCG8 RENESAS-72V293L10BCG8 Datasheet
480Kb / 46P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II™ NARROW BUS FIFO
MARCH 2018
72V293L10BCGI RENESAS-72V293L10BCGI Datasheet
480Kb / 46P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II™ NARROW BUS FIFO
MARCH 2018
72V293L10BCGI8 RENESAS-72V293L10BCGI8 Datasheet
480Kb / 46P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II™ NARROW BUS FIFO
MARCH 2018
72V293L10PFG RENESAS-72V293L10PFG Datasheet
480Kb / 46P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II™ NARROW BUS FIFO
MARCH 2018
More results

Similar Description - 72V291L15TFGI8

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72V271 IDT-IDT72V271 Datasheet
310Kb / 27P
   3.3 VOLT CMOS SuperSync FIFO
IDT72V285 IDT-IDT72V285 Datasheet
213Kb / 25P
   3.3 VOLT CMOS SuperSync FIFO
IDT72V275 IDT-IDT72V275_14 Datasheet
205Kb / 25P
   3.3 VOLT CMOS SuperSync FIFO
IDT72V261LA IDT-IDT72V261LA_14 Datasheet
361Kb / 27P
   3.3 VOLT CMOS SuperSync FIFO
IDT72V255LA IDT-IDT72V255LA_14 Datasheet
366Kb / 27P
   3.3 VOLT CMOS SuperSync FIFO
IDT72V2101 IDT-IDT72V2101 Datasheet
242Kb / 27P
   3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO
IDT72V2101 IDT-IDT72V2101_14 Datasheet
434Kb / 27P
   3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO
IDT72V291 IDT-IDT72V291 Datasheet
242Kb / 26P
   3.3 VOLT CMOS SuperSync FIFOTM
IDT72255LA IDT-IDT72255LA Datasheet
354Kb / 27P
   CMOS SUPERSYNC FIFO
DT72281 IDT-DT72281_13 Datasheet
424Kb / 26P
   CMOS SuperSync FIFO
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com