Electronic Components Datasheet Search |
|
844S42BKILF Datasheet(PDF) 4 Page - Integrated Device Technology |
|
844S42BKILF Datasheet(HTML) 4 Page - Integrated Device Technology |
4 / 28 page 4 ©2016 Integrated Device Technology, Inc Revision A April 28, 2016 844S42I Data Sheet Table 2. Pin Characteristics Functional Description The 844S42I is a programmable high-frequency clock source (clock synthesizer). The internal PLL generates a high frequency output signal based on a low-frequency reference signal. The frequency of the output signal is programmable and can be changed on the fly for frequency margining purpose. The internal crystal oscillator uses the parallel-resonance external quartz crystal as the basis of its frequency reference. Alternatively, an LVCMOS compatible clock signal can be used as a PLL reference signal. The frequency of the internal crystal oscillator is divided by a selectable divider and then multiplied by the PLL. The internal oscillator within the PLL operates over a range of 1296 MHz to 2592 MHz. Its output is scaled by two independent dividers that are configured by either the I2C or parallel interfaces. The crystal oscillator frequency fXTAL, the PLL pre-divider P, the feedback-divider M, and the PLL post-dividers NA, NB determine the output frequency. The feedback path of the PLL is internal. The PLL post-dividers NA and NB are configured through either the I2C or the parallel interfaces, and each can provide one of seven division ratios (1, 2, 3, 4, 6, 8, 16) and can stop the output clock in a logic low state. The divider extends the performance of the part while providing a typical 50% duty cycle. The high-frequency outputs, QA and QB, are differential and are capable of driving a pair of transmission lines. The differential outputs are configured as LVDS or LVPECL by the control input LEV_SEL. The positive supply voltage for the internal PLL is separated from the power supply for the core logic and output drivers to minimize noise induced jitter. The configuration logic has two sections: I2C and parallel. The parallel interface uses the values at the M[9:0], NA[2:0], NB[2:0] and P parallel inputs to configure the internal PLL dividers. The parallel programming interface has priority over the serial I2C interface. The serial interface is I2C compatible and provides read and write access to the internal PLL configuration registers.The lock state of the PLL is indicated by the LVCMOS-compatible LOCK_DT output. Symbol Parameter Test Conditions Minimum Typical Maximum Units CIN Input Capacitance 2pF RPULLUP Input Pullup Resistor 51 k RPULLDOWN Input Pulldown Resistor 51 k ROUT Output Impedance LOCK_DT 20 |
Similar Part No. - 844S42BKILF |
|
Similar Description - 844S42BKILF |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |