 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
8413S12I-100 Datasheet(PDF) 1 Page - Integrated Device Technology |
|
||||||||||||||||||||||||||||||
8413S12I-100 Datasheet(HTML) 1 Page - Integrated Device Technology |
|
|
1 / 33 page  1 ©2016 Integrated Device Technology, Inc. October 4, 2016 General Description The 8413S12I-100 is a PLL-based clock generator specifically designed for Cavium Networks Octeon II processors. This high performance device is optimized to generate the processor core reference clock, the PCI-Express reference clocks and the clocks for both the Gigabit Ethernet MAC and PHY. The clock generator offers ultra low-jitter, low-skew clock outputs, and edge rates that easily meet the input requirements for the CN63XX and CN68XX series of processors. The output frequencies are generated from a 25MHz external input source or an external 25MHz parallel resonant crystal. The industrial temperature range of the 8413S12I-100 supports telecommunication, networking, and storage requirements. Applications • Systems using Cavium Processors • CPE Gateway Design • Home Media Servers • 802.11n AP or Gateway • Soho Secure Gateway • Soho SME Gateway • Wireless Soho and SME VPN Solutions • Wired and Wireless Network Security • Web Servers and Exchange Servers Features • Ten 100MHz clocks for PCI Express, HCSL interface levels • One single-ended QG LVCMOS/LVTTL clock output at 125MHz • One single-ended QF LVCMOS/LVTTL clock output at 50MHz, 15 output impedance • Two single-ended QREFx LVCMOS/LVTTL outputs at 25MHz, 15 output impedance • Selectable external crystal or differential (single-ended) input source • Crystal oscillator interface designed for 25MHz, parallel resonant crystal • Differential CLK, nCLK input pair that can accept: LVPECL, LVDS, LVHSTL, HCSL input levels • Internal resistor bias on nCLK pin allows the user to drive CLK input with external single-ended (LVCMOS/ LVTTL) input levels • Supply Modes, (125MHz QG output and 25MHz QREFx outputs): Core / Output 3.3V / 3.3V 3.3V / 2.5V • Supply Modes, (HCSL outputs, and 50MHz QF output): Core / Output 3.3V / 3.3V • -40°C to 85°C ambient operating temperature • Available in Lead-free (RoHS 6) package 72-pin, 10mm x 10mm LQFP Package 8XXXXXX GND nc nc nc nc nc nc nc nc nc VDDA nc nc XTAL_IN XTAL_OUT nc REF_SEL GND nc VDD IREF OE_D nQD1 QD1 nQD0 QD0 VDDO_D VDDO_C nQC1 QC1 nQC0 QC0 OE_C VDD GND nc 8413S12I-100 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 Pin Assignment 8413S12I-100 Data Sheet Clock Generator for Cavium Processors |
Similar Part No. - 8413S12I-100_16 |
|
Similar Description - 8413S12I-100_16 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
