2

CAT5241

Document No. 2011, Rev. J

PIN DESCRIPTION

Pin

(SOIC)

Name

Function

Wiper Terminal for Potentiometer 0

Low Reference Terminal for Potentiometer 0

High Reference Terminal for Potentiometer 0

4

A0

Device Address, LSB

5

A2

Device Address

Wiper Terminal for Potentiometer 1

Low Reference Terminal for Potentiometer 1

High Reference Terminal for Potentiometer 1

9

SDA

Serial Data Input/Output

10

GND

Ground

11

High Reference Terminal for Potentiometer 2

12

Low Reference Terminal for Potentiometer 2

13

Wiper Terminal for Potentiometer 2

14

SCL

Bus Serial Clock

15

A3

Device Address

16

A1

Device Address

17

High Reference Terminal for Potentiometer 3

18

Low Reference Terminal for Potentiometer 3

19

Wiper Terminal for Potentiometer 3

20

VCC

Supply Voltage

PIN DESCRIPTIONS

SCL:

Serial Clock

The CAT5241 serial clock input pin is used to clock

all data transfers into or out of the device.

SDA:

Serial Data

The CAT5241 bidirectional serial data pin is used

to transfer data into and out of the device. The

SDA pin is an open drain output and can be wire-

or'd with the other open drain or open collector

outputs.

A0, A1, A2, A3: Device Address Inputs

These inputs set the device address when ad-

dressing multiple devices. A total of sixteen

devices can be addressed on a single bus. A

match in the slave address must be made with the

address input in order to initiate communication

with the CAT5241.

the terminal connections on a mechanical potenti-

ometer.

Wiper

terminal of a mechanical potentiometer.

DEVICE OPERATION

The CAT5241 is four resistor arrays integrated with 2-

wire serial interface logic, four 6-bit wiper control registers

and sixteen 6-bit, non-volatile memory data registers.

Each resistor array contains 63 separate resistive

elements connected in series. The physical ends of

each array are equivalent to the fixed terminals of a

symmetrical and may be interchanged. The tap positions

between and at the ends of the series resistors are

CMOS transistor switch. Only one tap point for each

potentiometer is connected to its wiper terminal at a time

and is determined by the value of the wiper control

register. Data can be read or written to the wiper control

registers or the non-volatile memory data registers via

the 2-wire bus. Additional instructions allow data to be

transferred between the wiper control registers and

each respective potentiometer's non-volatile data

registers. Also, the device can be instructed to operate

in an "increment/decrement" mode.