Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

GC5016-PB Datasheet(PDF) 10 Page - Texas Instruments

Part # GC5016-PB
Description  WIDEBAND QUAD DIGITAL DOWN CONVERTER/ UP CONVERTER
Download  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

GC5016-PB Datasheet(HTML) 10 Page - Texas Instruments

Back Button GC5016-PB Datasheet HTML 6Page - Texas Instruments GC5016-PB Datasheet HTML 7Page - Texas Instruments GC5016-PB Datasheet HTML 8Page - Texas Instruments GC5016-PB Datasheet HTML 9Page - Texas Instruments GC5016-PB Datasheet HTML 10Page - Texas Instruments GC5016-PB Datasheet HTML 11Page - Texas Instruments GC5016-PB Datasheet HTML 12Page - Texas Instruments GC5016-PB Datasheet HTML 13Page - Texas Instruments GC5016-PB Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 88 page
background image
GC5016
SLWS142G − JANUARY 2003 − REVISED NOVEMBER 2005
www.ti.com
10
12 TERMINAL FUNCTIONS
Bit 0 is the least significant bit on all buses. All outputs are able to be put into a high-impedance state. JTAG related
inputs have pull-ups if an external pulldown is used, it must be less than 500
Ω. When I and Q are multiplexed, I comes
first. All clocked inputs are registered on the rising edge of CK and all clocked outputs are released on the rising edge
of CK, except for Jtag output (TDO). It is recommended that TRST have a user controlled pull-down. This input must
be a ’1’ for JTAG testing, and is recommended to be ’0’ for normal operation.
SIGNAL
TYPE
DESCRIPTION
CONTROL I/O
A[4..0]
I
Control address bus – Active high inputs
These pins are used to address the control registers within the chip. Each of the control registers within the chip are
assigned a unique address. A control register can be written to or read from by having the page register set to the
appropriate page and then setting A[4..0] to the register’s address.
C[15..0]
I/O
Control data I/O bus – Active high bidirectional I/O pins
This is the 16-bit control data I/O bus. Control registers are written to or read from through these pins. The chip drives
these pins when CE is low, RD is low, and WR is high.
CE
I
Chip enable – Active low input pin
This control strobe enables the read or write operations.
WR
I
Write enable – Active low input pin
The value on the C[15..0] pins is written into the register selected by the A[4..0] and page register when WR and CE are
low.
RD
I
Read enable – Active low input pin
The register selected by A[4..0] and the page register is output on the C[15..0] pins when RD and CE are low.
DATA I/O
AI[15..0]
I
Clocked input port A, data bits 0 through 15
Can be configured for many possible input formats.
BI[15..0]
I
Clocked input port B, data bits 0 through 15
Can be configured for many possible input formats.
CI[15..0]
I
Clocked input port C, data bits 0 through 15
Can be configured for many possible input formats.
DI[15..0]
I
Clocked input port D, data bits 0 through 15
Can be configured for many possible input formats.
AO[15..0]
O
Clocked output port A, data bits 0 through 15
Can be configured for many possible output formats.
BO[15..0]
O
Clocked output port B, data bits 0 through 15
Can be configured for many possible output formats.
CO[15..0]
I/O
Dual function:
Clocked output − port C, data bits 0 through 15
Can be configured for many possible output formats.
Clocked input – Sum IO input data, data bits 0 through 15
Can be configured for many possible input formats.
DO[15..0]
I/O
Dual function:
Clocked output − port D, data bits 0 through 15
Can be configured for many possible output formats.
Clocked input – sum IO input data, data bits 0 through 15
Can be configured for many possible input formats.
[A..D]CK
O
Clocked output for ports [A..D]
The clock for input ports in up-conversion mode and output ports in down-conversion mode. When configured as a
transceiver, channels A and B are in up-conversion and channels C and D are in down-conversion mode.
[A..D]FS
O
Clocked output frame strobes for channels A..D
Used to signify the beginning of a data frame for each input port in up-conversion mode and output in down-conversion
mode. The frame strobes are set high by the GC5016 with the first word in a frame. The frame strobes can be programmed
to be sent early.
CK
I
Main input clock. The clock input to the chip.


Similar Part No. - GC5016-PB

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
GC5018 TI-GC5018 Datasheet
1Mb / 115P
[Old version datasheet]   8-CHANNEL WIDEBAND RECEIVER
GC5018 TI-GC5018 Datasheet
1Mb / 134P
[Old version datasheet]   8-CHANNEL WIDEBAND RECEIVER
GC5018IZDL TI-GC5018IZDL Datasheet
1Mb / 115P
[Old version datasheet]   8-CHANNEL WIDEBAND RECEIVER
GC5018IZDL TI-GC5018IZDL Datasheet
1Mb / 134P
[Old version datasheet]   8-CHANNEL WIDEBAND RECEIVER
GC5018 TI-GC5018_06 Datasheet
1Mb / 134P
[Old version datasheet]   8-CHANNEL WIDEBAND RECEIVER
More results

Similar Description - GC5016-PB

ManufacturerPart #DatasheetDescription
logo
Analog Devices
AD6636 AD-AD6636 Datasheet
1Mb / 72P
   150 MSPS Wideband Digital Down-Converter (DDC)
REV. 0
logo
Intersil Corporation
HSP50016 INTERSIL-HSP50016_00 Datasheet
259Kb / 30P
   Digital Down Converter
HSP50016 INTERSIL-HSP50016 Datasheet
209Kb / 31P
   Digital Down Converter
HSP50016JC-52 INTERSIL-HSP50016JC-52 Datasheet
259Kb / 30P
   Digital Down Converter
September 2000
logo
Renesas Technology Corp
HSP50016 RENESAS-HSP50016 Datasheet
780Kb / 31P
   Digital Down Converter
Aug 4, 2016
logo
Intersil Corporation
HFA3624 INTERSIL-HFA3624 Datasheet
186Kb / 19P
   2.4GHz Up/Down Converter
November 1998
logo
Renesas Technology Corp
ISL5217 RENESAS-ISL5217 Datasheet
1Mb / 43P
   Quad Programmable Up Converter
logo
Intersil Corporation
ISL5217 INTERSIL-ISL5217 Datasheet
766Kb / 43P
   Quad Programmable Up Converter
ISL5217 INTERSIL-ISL5217_05 Datasheet
795Kb / 43P
   Quad Programmable Up Converter
logo
NEC
UPG2121TB NEC-UPG2121TB Datasheet
60Kb / 8P
   L-BAND UP/DOWN CONVERTER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com