NB100LVEP56

www.onsemi.com

2

Table 1. PIN FUNCTION DESCRIPTION

Pin No.

Name

I/O

Default

State

Description

TSSOP

QFN

14,20

3,9,18,19,

20

−

−

Positive Supply Voltage. All VCC Pins must be Externally

Connected to Power Supply to Guarantee Proper Operation.

11

15,24

−

−

Negative Supply Voltage. All VEE Pins must be Externally

Connected to Power Supply to Guarantee Proper Operation.

3,8

6,12

−

−

ECL Reference Voltage Output

1

4

D0a

ECL Input

Low

Noninverted Differential Data a Input to MUX 0. Internal 75 k

W to

2

5

D0a

ECL Input

High

Inverted Differential Data a Input to MUX 0. Internal 75 k

and 37 k

4

7

D0b

ECL Input

Low

Noninverted Differential Data b Input to MUX 0. Internal 75 k

W to

5

8

D0b

ECL Input

High

Inverted Differential Data b Input to MUX 0. Internal 75 k

and 37 k

6

10

D1a

ECL Input

Low

Noninverted Differential Data a Input to MUX 1. Internal 75 k

W to

7

11

D1a

ECL Input

High

Inverted Differential Data a Input to MUX 1. Internal 75 k

and 37 k

9

13

D1b

ECL Input

Low

Noninverted Differential Data b Input to MUX 1. Internal 75 k

W to

10

14

D1b

ECL Input

High

Inverted Differential Data b Input to MUX 1. Internal 75 k

and 37 k

19

2

Q0

ECL Output

−

Noninverted Differential Output MUX 0. Typically Terminated with

50

18

1

Q0

ECL Output

−

Inverted Differential Output MUX 0. Typically Terminated with

50

13

17

Q1

ECL Output

−

Noninverted Differential Output MUX 1. Typically Terminated with

50

12

16

Q1

ECL Output

−

Inverted Differential Output MUX 1. Typically Terminated with

50

17

23

SEL0

ECL, CMOS

Input

Low

Noninverted Differential Select Input to MUX 0. Internal 75 k

W to

16

22

COM_SEL

ECL, CMOS

Input

Low

Noninverted Differential Common Select Input to Both MUX.

Internal 75 k

15

21

SEL1

ECL, CMOS

Input

Low

Noninverted Differential Select Input to MUX 1. Internal 75 k

W to

N/A

−

EP

−

Exposed Pad. The exposed pad (EP) on the package bottom

must be attached to a heat−sinking conduit. The exposed pad