Electronic Components Datasheet Search |
|
NB3N201SDG Datasheet(PDF) 2 Page - ON Semiconductor |
|
NB3N201SDG Datasheet(HTML) 2 Page - ON Semiconductor |
2 / 19 page NB3N201S, NB3N206S www.onsemi.com 2 Figure 1. Logic Diagram B GND VCC DE A RE D R 1 2 3 4 8 7 6 5 NB3N201S, NB3N206S SOIC−8 Figure 2. Pinout Diagram (Top View) Table 1. PIN DESCRIPTION Number Name I/O Type Open Default Description 1 R LVCMOS Output Receiver Output Pin 2 RE LVCMOS Input High Receiver Enable Input Pin (LOW = Active, HIGH = High Z Output) 3 DE LVCMOS Input Low Driver Enable Input Pin (LOW = High Z Output, HIGH=Active) 4 D LVCMOS Input Driver Input Pin 5 GND Ground Supply pin. Pin must be connected to power supply to guarantee proper operation. 6 A M−LVDS Input /Output Transceiver True Input /Output Pin 7 B M−LVDS Input /Output Transceiver Invert Input /Output Pin 8 VCC Power Supply pin. Pin must be connected to power supply to guarantee proper operation. |
Similar Part No. - NB3N201SDG |
|
Similar Description - NB3N201SDG |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |