Electronic Components Datasheet Search |
|
UT621024LC-70L Datasheet(PDF) 4 Page - List of Unclassifed Manufacturers |
|
UT621024LC-70L Datasheet(HTML) 4 Page - List of Unclassifed Manufacturers |
4 / 12 page UTRON UT621024 Rev. 1.5 128K X 8 BIT LOW POWER CMOS SRAM _________________________________________________________________________________________________ UTRON TECHNOLOGY INC. P80036 1F, No. 11, R&D Rd. II, Science-Based Industrial Park, Hsinchu, Taiwan, R. O. C. TEL: 886-3-5777882 FAX: 886-3-5777919 4 TIMING WAVEFORMS READ CYCLE 1 (Address Controlled) (1,2,4) tRC Address DOUT Data Valid tAA tOH tOH READ CYCLE 2 ( 1 CE , CE2 and OE Controlled) (1,3,5,6) Notes : 1. WE is HIGH for read cycle. 2. Device is continuously selected 1 CE =VIL and CE2=VIH. 3. Address must be valid prior to or coincident with 1 CE and CE2 transition; otherwise tAA is the limiting parameter. 4. OE is low. 5. tCLZ1, tCLZ2, tOLZ, tCHZ1, tCHZ2 and tOHZ are specified with CL=5pF. Transition is measured ± 500mV from steady state. 6. At any given temperature and voltage condition, tCHZ1 is less than tCLZ1, tCHZ2 is less than tCLZ2, tOHZ is less than tOLZ. tRC tAA tACE1 tACE2 tOE tOLZ tCLZ1 tCLZ2 High-Z tCHZ1 tCHZ2 t OHZ tOH Data Valid High-Z Address 1 CE CE2 OE DOUT |
Similar Part No. - UT621024LC-70L |
|
Similar Description - UT621024LC-70L |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |