Electronic Components Datasheet Search |
|
PL123E-05SI Datasheet(PDF) 2 Page - Micrel Semiconductor |
|
PL123E-05SI Datasheet(HTML) 2 Page - Micrel Semiconductor |
2 / 10 page (Preliminary) PL123E-05 Low Skew Zero Delay Buffer Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 • www.micrel.com Rev 12/13/11 Page 2 PIN DESCRIPTION Name Package Type Type Description SOP-8L REF[1] 1 I Input reference frequency. CLK2[2] 2 O Buffered clock output. CLK1[2] 3 O Buffered clock output. GND 4 P Ground connection. CLK3[2] 5 O Buffered clock output. VDD 6 P VDD connection. CLK4[2] 7 O Buffered clock output. CLKOUT[2,3] 8 O Buffered clock output. Internal feed back on this pin. Notes: 1: Weak pull-down. 2: Weak pull-down on all outputs. 3. This output is driven and has an internal feedback for the PLL. The load on this output can be adjusted to change the skew between the reference and output. INPUT / OUTPUT SKEW CONTROL The PL123E-05 will achieve Zero Delay from input to output when all the outputs are loaded equally. Adjus t- ments to the input/output delay can be made by adjusting the loading on the CLKOUT pin. Please contact Micrel for more information. |
Similar Part No. - PL123E-05SI |
|
Similar Description - PL123E-05SI |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |