Y

Z

Input

(see Note A)

(2 Places)

(see Note B)

49.9

Ω ± 1% (2 Places)

A

A

(see Note C)

0

3 V

pulse width = 10

± 0.2 ns.

Y

Z

Inputs

(see Note A)

(2 Places)

(see Note B)

49.9

Ω ± 1% (2 Places)

G

G

1.2 V

2 V

1.4 V

0.8 V

100%,

≅1.4 V

1.4 V

2 V

0.8 V

50%

0%, 1.2 V

0%,

≅1 V

100%, 1.2 V

50%

G, 1,2EN,

OR 3,4EN

G

or

or

or

G at GND and Input to G for ’LVDS31 Only

or

G at GND and Input to G for ’LVDS31 Only

0.8 V or 2 V

1,2EN or 3,4EN

pulse width = 500

± 10 ns.

SN65LVDS31-EP

SLLSE91

– SEPTEMBER 2011

www.ti.com

PARAMETER MEASUREMENT INFORMATION (continued)

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage

Figure 4. Enable-/Disable-Time Circuit and Definitions

6

Submit Documentation Feedback

Copyright

© 2011, Texas Instruments Incorporated

Product Folder Link(s): SN65LVDS31-EP