 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
DIT4096 Datasheet(PDF) 4 Page - Texas Instruments |
|
|
||||||||||||||||||||||||||||||
DIT4096 Datasheet(HTML) 4 Page - Texas Instruments |
|
|
4 / 22 page  DIT4096 4 SBOS225A www.ti.com PIN CONFIGURATION: Software Mode (MODE = 0) Top View TSSOP PIN DESCRIPTIONS: Software Mode PIN NAME PIN DESCRIPTION 1 NC No Connection 2 CDOUT Control Port Data Output, Tri-State 3 CCLK Control Port Data Clock Input 4 CDIN Control Port Serial Data Input 5 CS Control Port Chip Select Input, Active LOW 6 MCLK Master Clock Input 7VIO Digital I/O Power Supply, +2.7V to VDD Nominal 8 DGND Digital Ground 9 RXP AES-3 Encoded Data Input 10 NC No Connection 11 SCLK Audio Serial Port Data Clock I/O 12 SYNC Audio Serial Port Frame SYNC Clock I/O 13 SDATA Audio Serial Port Data Input 14 NC No Connection 15 RST Reset Input, Active LOW 16 DGND Digital Ground 17 TX– Transmitter Line Driver Output 18 TX+ Transmitter Line Driver Output 19 VDD Digital Core Power Supply, +5V Nominal 20 NC No Connection 21 NC No Connection 22 INT Open Drain Interrupt Output, Active LOW. Requires 10k Ω pull-up resistor to V IO. 23 NC No Connection 24 NC No Connection 25 BLS Block Start I/O 26 NC No Connection 27 U User Data Input 28 MODE Control Mode Input. Set MODE = 0 for Software Mode operation. NC CDOUT CCLK CDIN CS MCLK V IO DGND RXP NC SCLK SYNC SDATA NC MODE U NC BLS NC NC INT NC NC V DD TX+ TX– DGND RST 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 DIT4096 PIN CONFIGURATION: Hardware Mode (MODE = 1) CSS COPY/C L CLK1 CLK0 MCLK V IO DGND FMT0 FMT1 SCLK SYNC SDATA M/S MODE U V BLS BLSM EMPH AUDIO MONO MDAT V DD TX+ TX– DGND RST 1 2 3 4 5 6 7 8 9 10 11 12 13 14 28 27 26 25 24 23 22 21 20 19 18 17 16 15 DIT4096 Top View TSSOP PIN DESCRIPTIONS: Hardware Mode PIN NAME PIN DESCRIPTION 1 CSS Channel Status Data Mode Input 2 COPY/C Copy Protect Input or Channel Status Se- rial Data Input 3 L Generation Status Input 4 CLK1 Master Clock Rate Selection Input 5 CLK0 Master Clock Rate Selection Input 6 MCLK Master Clock Input 7VIO Digital I/O Power Supply, +2.7V to VDD Nominal 8 DGND Digital Ground 9 FMT0 Audio Data Format Control Input 10 FMT1 Audio Data Format Control Input 11 SCLK Audio Serial Port Data Clock I/O 12 SYNC Audio Serial Port Frame SYNC Clock I/O 13 SDATA Audio Serial Port Data Input 14 M/S Audio Serial Port Master/Slave Control Input 15 RST Reset Input, Active LOW 16 DGND Digital Ground 17 TX– Transmitter Line Driver Output 18 TX+ Transmitter Line Driver Output 19 VDD Digital Core Power-Supply, +5V Nominal 20 MDAT Mono Mode Channel Data Selection Input 21 MONO Mono Mode Enable Input, Active HIGH 22 AUDIO Audio Data Valid Control Input, Active LOW 23 EMPH Pre-Emphasis Status Input, Active LOW 24 BLSM Block Start Mode Control Input 25 BLS Block Start I/O 26 V Validity Data Input 27 U User Data Input 28 MODE Control Mode Input. Set MODE = 1 for Hardware Mode Operation. |
Similar Part No. - DIT4096 |
|
Similar Description - DIT4096 |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
