Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IS25LP080D-JNLE1 Datasheet(PDF) 8 Page - Integrated Silicon Solution, Inc

Part # IS25LP080D-JNLE1
Description  SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
Download  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ISSI [Integrated Silicon Solution, Inc]
Direct Link  http://www.issi.com
Logo ISSI - Integrated Silicon Solution, Inc

IS25LP080D-JNLE1 Datasheet(HTML) 8 Page - Integrated Silicon Solution, Inc

Back Button IS25LP080D-JNLE1 Datasheet HTML 4Page - Integrated Silicon Solution, Inc IS25LP080D-JNLE1 Datasheet HTML 5Page - Integrated Silicon Solution, Inc IS25LP080D-JNLE1 Datasheet HTML 6Page - Integrated Silicon Solution, Inc IS25LP080D-JNLE1 Datasheet HTML 7Page - Integrated Silicon Solution, Inc IS25LP080D-JNLE1 Datasheet HTML 8Page - Integrated Silicon Solution, Inc IS25LP080D-JNLE1 Datasheet HTML 9Page - Integrated Silicon Solution, Inc IS25LP080D-JNLE1 Datasheet HTML 10Page - Integrated Silicon Solution, Inc IS25LP080D-JNLE1 Datasheet HTML 11Page - Integrated Silicon Solution, Inc IS25LP080D-JNLE1 Datasheet HTML 12Page - Integrated Silicon Solution, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 108 page
background image
IS25LP080D
IS25WP080D/040D/020D
Integrated Silicon Solution, Inc.- www.issi.com
8
Rev. A
09/02/2016
2. PIN DESCRIPTIONS
SYMBOL
TYPE
DESCRIPTION
CE#
INPUT
Chip Enable: The Chip Enable (CE#) pin enables and disables the devices
operation. When CE# is high the device is deselected and output pins are in a high
impedance state. When deselected the devices non-critical internal circuitry power
down to allow minimal levels of power consumption while in a standby state.
When CE# is pulled low the device will be selected and brought out of standby mode.
The device is considered active and instructions can be written to, data read, and
written to the device. After power-up, CE# must transition from high to low before a
new instruction will be accepted.
Keeping CE# in a high state deselects the device and switches it into its low power
state. Data will not be accepted when CE# is high.
SI (IO0),
SO (IO1)
INPUT/OUTPUT
Serial Data Input, Serial Output, and IOs (SI, SO, IO0, and IO1):
This device supports standard SPI, Dual SPI, and Quad SPI operation. Standard SPI
instructions use the unidirectional SI (Serial Input) pin to write instructions,
addresses, or data to the device on the rising edge of the Serial Clock (SCK).
Standard SPI also uses the unidirectional SO (Serial Output) to read data or status
from the device on the falling edge of the serial clock (SCK).
In Dual and Quad SPI mode, SI and SO become bidirectional IO pins to write
instructions, addresses or data to the device on the rising edge of the Serial Clock
(SCK) and read data or status from the device on the falling edge of SCK. Quad SPI
instructions use the WP# and HOLD# pins as IO2 and IO3 respectively.
WP# (IO2)
INPUT/OUTPUT
Write Protect/Serial Data IO (IO2): The WP# pin protects the Status Register from
being written in conjunction with the SRWD bit. When the SRWD is set to “1” and the
WP# is pulled low, the Status Register bits (SRWD, QE, BP3, BP2, BP1, BP0) are
write-protected and vice-
versa for WP# high. When the SRWD is set to “0”, the Status
Register is not write-protected regardless of WP# state.
When the QE bit is set to “1”, the WP# pin (Write Protect) function is not available
since this pin is used for IO2.
HOLD# or
RESET# (IO3)
INPUT/OUTPUT
HOLD# or RESET#/Serial Data IO (IO3): When the QE bit of Status Register is set
to “1”, HOLD# pin or RESET# is not available since it becomes IO3. When QE=0, the
pin acts as HOLD# or RESET# and either one can be selected by the P7 bit setting
in Read Register. HOLD# will be selected if P7=0 (Default) and RESET# will be
selected if P7=1.
The HOLD# pin allows the device to be paused while it is selected. It pauses serial
communication by the master device without resetting the serial sequence. The
HOLD# pin is active low. When HOLD# is in a low state and CE# is low, the SO pin
will be at high impedance. Device operation can resume when HOLD# pin is brought
to a high state.
RESET# pin is a hardware RESET signal. When RESET# is driven HIGH, the
memory is in the normal operating mode. When RESET# is driven LOW, the memory
enters reset mode and output is High-Z. If RESET# is driven LOW while an internal
WRITE, PROGRAM, or ERASE operation is in progress, data may be lost.
SCK
INPUT
Serial Data Clock: Synchronized Clock for input and output timing operations.
Vcc
POWER
Power: Device Core Power Supply
GND
GROUND
Ground: Connect to ground when referenced to Vcc
NC
Unused
NC:
Pins labeled “NC” stand for “No Connect” and should be left unconnected.


Similar Part No. - IS25LP080D-JNLE1

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS25LP016D ISSI-IS25LP016D Datasheet
1Mb / 114P
   SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
IS25LP016D-JBLA3 ISSI-IS25LP016D-JBLA3 Datasheet
1Mb / 114P
   SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
IS25LP016D-JBLA3:P ISSI-IS25LP016D-JBLA3:P Datasheet
1Mb / 114P
   SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
IS25LP016D-JBLE ISSI-IS25LP016D-JBLE Datasheet
1Mb / 114P
   SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
IS25LP016D-JBLE:P ISSI-IS25LP016D-JBLE:P Datasheet
1Mb / 114P
   SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
More results

Similar Description - IS25LP080D-JNLE1

ManufacturerPart #DatasheetDescription
logo
Integrated Silicon Solu...
IS25LP016D ISSI-IS25LP016D Datasheet
1Mb / 114P
   SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
IS25LP032D ISSI-IS25LP032D Datasheet
2Mb / 118P
   SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
IS25LP256D ISSI-IS25LP256D Datasheet
2Mb / 174P
   SERIAL FLASH MEMORY WITH 166/133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
IS25LP064A ISSI-IS25LP064A Datasheet
1Mb / 99P
   3V SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
IS25WP064A ISSI-IS25WP064A Datasheet
1Mb / 111P
   1.8V SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE
logo
Renesas Technology Corp
AT25QL641 RENESAS-AT25QL641 Datasheet
3Mb / 80P
   SPI Serial Flash Memory with Dual I/O, Quad I/O, QPI Support
Sep 14, 2022
logo
Integrated Silicon Solu...
IS25WP128 ISSI-IS25WP128 Datasheet
929Kb / 107P
   1.8V SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI
IS25WP016 ISSI-IS25WP016 Datasheet
2Mb / 112P
   1.8V SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI
IS25LP128 ISSI-IS25LP128 Datasheet
2Mb / 90P
   3V SERIAL FLASH MEMORY WITH 133MHZ MULTI I/O SPI
IS25WQ020 ISSI-IS25WQ020 Datasheet
805Kb / 65P
   1.8V QUAD SERIAL FLASH MEMORY WITH MULTI-I/O SPI
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com