 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
EMC1001-1-AFZQ-TR Datasheet(PDF) 7 Page - Microchip Technology |
|
||||||||||||||||||||||||||||||
EMC1001-1-AFZQ-TR Datasheet(HTML) 7 Page - Microchip Technology |
|
|
7 / 24 page  2015 Microchip Technology Inc. DS20005411A-page 7 EMC1001 3.3 SMBus Send Byte The Send Byte protocol is used to set the Internal Address Register to the correct Address. The Send Byte can be followed by the Receive Byte protocol (Section 3.4 “SMBus Receive Byte”) in order to read data from the register. The send byte protocol cannot be used to write data; if data is to be written to a regis- ter, then the Write Byte protocol must be used (see Section 3.1 “SMBus Write Byte”). The Send Byte protocol is shown in Table 3-4. 3.4 SMBus Receive Byte The Receive Byte protocol is used to read data from a register when the internal register address pointer is known to be at the right location (e.g., set via Send Byte). This is used for consecutive reads of the same register as shown in Table 3-5. 3.5 Alert Response Address The ALERT/THERM2 output can be used as an SMBALERT# as described in Section 4.3 “ALERT/THERM2 Output” The Alert Response Address is polled by the Host whenever it detects an SMBALERT#, i.e. when the ALERT/THERM2 pin is asserted. The EMC1001 will acknowledge the Alert Response Address and respond with its device address as shown in Table 3-6. 3.6 SMBus Addresses The EMC1001 is available in two versions (EMC1001 and EMC1001-1), each of which has four 7-bit slave addresses that are enabled based on the pull-up resis- tor on the ADDR/THERM pin. The value of this pull-up resistor determines the slave address per Table 1-1. Attempting to communicate with the EMC1001 SMBus interface with an invalid slave address or invalid proto- col results in no response from the device and does not affect its register contents. The EMC1001 supports stretching of the SMCLK signal by other devices on the SMBus but will not perform this operation itself. The EMC1001 has an SMBus timeout feature. Bit 7 of the SMBus Timeout Enable register enables this function when set to 1 (the default setting is 0). When this feature is enabled, the SMBus will timeout after approximately 25 ms of inactivity. TABLE 3-4: SEND BYTE PROTOCOL START Slave Address WR ACK Register Address ACK STOP 17 1 1 8 1 1 TABLE 3-5: RECEIVE BYTE PROTOCOL START Slave Address RD ACK Register Data NACK STOP 17 1 1 8 1 1 TABLE 3-6: MODIFIED SMBUS RECEIVE BYTE PROTOCOL RESPONSE TO ARA START Alert Response Address RD ACK EMC1001 Slave Address NACK STOP 17 1 1 8 1 1 |
Similar Part No. - EMC1001-1-AFZQ-TR |
|
Similar Description - EMC1001-1-AFZQ-TR |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
