Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CD74HCT112 Datasheet(PDF) 6 Page - Texas Instruments

Click here to check the latest version.
Part # CD74HCT112
Description  Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

CD74HCT112 Datasheet(HTML) 6 Page - Texas Instruments

Back Button CD74HCT112 Datasheet HTML 2Page - Texas Instruments CD74HCT112 Datasheet HTML 3Page - Texas Instruments CD74HCT112 Datasheet HTML 4Page - Texas Instruments CD74HCT112 Datasheet HTML 5Page - Texas Instruments CD74HCT112 Datasheet HTML 6Page - Texas Instruments CD74HCT112 Datasheet HTML 7Page - Texas Instruments CD74HCT112 Datasheet HTML 8Page - Texas Instruments CD74HCT112 Datasheet HTML 9Page - Texas Instruments CD74HCT112 Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 13 page
background image
6
Output Transition Time
tTLH, tTHL CL = 50pF
2
-
-
75
-
95
-
110
ns
CL = 50pF
4.5
-
-
15
-
19
-
22
ns
CL = 50pF
6
-
-
13
-
16
-
19
ns
Input Capacitance
CI
-
-
-
-
10
-
10
-
10
pF
CP Frequency
fMAX
CL = 15pF
5
-
60
-
----
MHz
Power Dissipation Capacitance
(Notes 4, 5)
CPD
-
5
-
12
-
----
pF
HCT TYPES
Propagation Delay,
CP to Q, Q
tPLH, tPHL CL = 50pF
4.5
-
-
35
-
44
-
53
ns
CL = 15pF
5
-
14
-
----
ns
Propagation Delay,
S to Q, Q
tPLH, tPHL CL = 50pF
4.5
-
-
32
-
40
-
48
ns
CL = 15pF
5
-
13
-
----
ns
Propagation Delay,
R to Q, Q
tPLH, tPHL CL = 50pF
4.5
-
-
37
-
46
-
56
ns
CL = 15pF
5
-
14
-
----
ns
Output Transition Time
tTLH, tTHL CL = 50pF
4.5
-
-
15
-
19
-
22
ns
Input Capacitance
CI
-
-
-
-
10
-
10
-
10
pF
CP Frequency
fMAX
CL = 15pF
5
-
60
-
----
MHz
Power Dissipation Capacitance
(Notes 4, 5)
CPD
-
5
-
20
-
----
pF
NOTES:
4. CPD is used to determine the dynamic power consumption, per flip-flop.
5. PD = CPD VCC
2 f
i + Σ CL fo where fi = input frequency, fo = output frequency, CL = output load capacitance, VCC = supply voltage.
Switching Specifications Input tr, tf = 6ns (Continued)
PARAMETER
SYMBOL
TEST
CONDITIONS
VCC
(V)
25oC
-40oC TO 85oC
-55oC TO 125oC
UNITS
MIN
TYP
MAX
MIN
MAX
MIN
MAX
Test Circuits and Waveforms
NOTE: Outputs should be switching from 10% VCC to 90% VCC in
accordance with device truth table. For fMAX, input duty cycle = 50%.
FIGURE 1. HC CLOCK PULSE RISE AND FALL TIMES AND
PULSE WIDTH
NOTE: Outputs should be switching from 10% VCC to 90% VCC in
accordance with device truth table. For fMAX, input duty cycle = 50%.
FIGURE 2. HCT CLOCK PULSE RISE AND FALL TIMES AND
PULSE WIDTH
CLOCK
90%
50%
10%
GND
VCC
trCL
tfCL
50%
50%
tWL
tWH
10%
tWL + tWH =
fCL
I
CLOCK
2.7V
1.3V
0.3V
GND
3V
trCL = 6ns
tfCL = 6ns
1.3V
1.3V
tWL
tWH
0.3V
tWL + tWH =
fCL
I
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112


Similar Part No. - CD74HCT112

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
CD74HCT112 TI-CD74HCT112 Datasheet
55Kb / 8P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD74HCT112 TI-CD74HCT112 Datasheet
643Kb / 18P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD74HCT112 TI1-CD74HCT112 Datasheet
757Kb / 20P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD74HCT112 TI1-CD74HCT112 Datasheet
1Mb / 29P
[Old version datasheet]   CDx4HC112, CDx4HCT112 Dual J-K Flip-Flop with Set and Reset with Negative-Edge Trigger
REVISED OCTOBER 2022
CD74HCT112E TI-CD74HCT112E Datasheet
643Kb / 18P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
More results

Similar Description - CD74HCT112

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
CD74HC112 TI-CD74HC112 Datasheet
55Kb / 8P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD54HC112 TI-CD54HC112_08 Datasheet
643Kb / 18P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD54HC112 TI1-CD54HC112_15 Datasheet
757Kb / 20P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
SN75C188DRG4 TI1-SN75C188DRG4 Datasheet
765Kb / 20P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger
CD54HC73 TI-CD54HC73_08 Datasheet
452Kb / 15P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD54HC107 TI-CD54HC107_08 Datasheet
451Kb / 15P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD54HC73 TI-CD54HC73 Datasheet
266Kb / 13P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD54HC107 TI1-CD54HC107_16 Datasheet
624Kb / 16P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD54HC73 TI-CD54HC73_07 Datasheet
422Kb / 15P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
CD54HC107 TI-CD54HC107 Datasheet
266Kb / 11P
[Old version datasheet]   Dual J-K Flip-Flop with Reset Negative-Edge Trigger
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com