Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

QL8025 Datasheet(PDF) 3 Page - List of Unclassifed Manufacturers

Part # QL8025
Description  LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM
Download  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

QL8025 Datasheet(HTML) 3 Page - List of Unclassifed Manufacturers

  QL8025 Datasheet HTML 1Page - List of Unclassifed Manufacturers QL8025 Datasheet HTML 2Page - List of Unclassifed Manufacturers QL8025 Datasheet HTML 3Page - List of Unclassifed Manufacturers QL8025 Datasheet HTML 4Page - List of Unclassifed Manufacturers QL8025 Datasheet HTML 5Page - List of Unclassifed Manufacturers QL8025 Datasheet HTML 6Page - List of Unclassifed Manufacturers QL8025 Datasheet HTML 7Page - List of Unclassifed Manufacturers QL8025 Datasheet HTML 8Page - List of Unclassifed Manufacturers QL8025 Datasheet HTML 9Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 49 page
background image
‹ 4XLFN/RJLF &RUSRUDWLRQ
ZZZTXLFNORJLFFRP
‡
‡
‡
‡
‡
‡
(FOLSVH,,)DPLO\ 'DWD 6KHHW 5HY %
Preliminary

3URJUDPPDEOH/RJLF$UFKLWHFWXUDO2YHUYLHZ
The Eclipse-II logic cell structure is presented in
)LJXUH . This architectural feature addresses
today's register-intensive designs.
The Eclipse-II logic cell structure presented in
)LJXUH  is a dual register, multiplexor-based logic
cell. It is designed for wide fan-in and multiple, simultaneous output funtions. Both registers share
CLK, SET, and RESET inputs. The second register has a two-to-one multiplexer controlling its
input. The register can be loaded from the NZ output or directly from a dedicated input.
NOTE:
7KH LQSXW 33 LV QRW DQ LQSXW LQ WKH FODVVLFDO VHQVH ,W LV D VWDWLF LQSXW WR WKH ORJLF FHOO
DQG VHOHFWVZKLFK SDWK 1= RU 36 LV XVHG DV DQ LQSXW WR WKH 4= UHJLVWHU $OO RWKHU
LQSXWV DUH G\QDPLFDQG FDQ EH FRQQHFWHG WRPXOWLSOH URXWLQJ FKDQQHOV
The complete logic cell consists of two 6-input AND gates, four two-input AND gates, seven two-
to-one multiplexers, and two D flip-flops with asynchronous SET and RESET controls. The cell
has a fan-in of 30 (including register control lines), fits a wide range of functions with up to 17
simultaneous inputs, and has six outputs (four combinatorial and two registered). The high logic
capacity and fan-in of the logic cell accommodates many user functions with a single level of logic
delay while other architectures require two or more levels of delay.
7DEOH3HUIRUPDQFH 6WDQGDUGV
)XQFWLRQ
'HVFULSWLRQ 6ORZHVW6SHHG *UDGH
)DVWHVW6SHHG *UDGH
Multiplexer
16:1
5 ns
2.8 ns
Parity Tree
24
6 ns
3.4 ns
Counter
36
6 ns
3.4 ns
16 bit
250 MHz
450 MHz
32 bit
250 MHz
450 MHz
FIFO
128 x 32
155 MHz
280 MHz
256 x 16
155 MHz
280 MHz
128 x 64
155 MHz
280 MHz
Clock-to-Out
4.5 ns
2.5 ns
System clock
200 MHz
400 MHz


Similar Part No. - QL8025

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
QL82SD ETC1-QL82SD Datasheet
3Mb / 60P
   10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps
QL82SD-PB516 ETC1-QL82SD-PB516 Datasheet
3Mb / 60P
   10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps
QL82SD-PQ208 ETC1-QL82SD-PQ208 Datasheet
3Mb / 60P
   10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps
QL82SD-PS484 ETC1-QL82SD-PS484 Datasheet
3Mb / 60P
   10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps
QL82SD-PT280 ETC1-QL82SD-PT280 Datasheet
3Mb / 60P
   10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps
More results

Similar Description - QL8025

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
QL3012 ETC1-QL3012 Datasheet
239Kb / 14P
   60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density
QL2007 ETC1-QL2007 Datasheet
299Kb / 10P
   3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility
QL3025 ETC1-QL3025 Datasheet
528Kb / 17P
   25,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density
QL2009 ETC-QL2009 Datasheet
272Kb / 12P
   3.3V and 5.0V pASIC 2 FPGA Combining Speed, Density, Low Cost and Flexibility
QL4016-1PB456M ETC1-QL4016-1PB456M Datasheet
576Kb / 22P
   90,000 Usable PLD Gate QuickRAM Combining Performance, Density and Embedded RAM
QL4009 ETC1-QL4009 Datasheet
373Kb / 18P
   9,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
QL4016 ETC-QL4016 Datasheet
478Kb / 18P
   16,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
QL4058 ETC1-QL4058 Datasheet
536Kb / 23P
   58,000 Usable PLD Gate QuickRAM ESP Combining Performance, Density and Embedded RAM
QL2003 ETC1-QL2003 Datasheet
333Kb / 10P
   3.3V and 5.0V pASIC-R 2 FPGA Combining Speed, Density, Low Cost and Flexibility
logo
ATMEL Corporation
ATSAM4S8BA-MU ATMEL-ATSAM4S8BA-MU Datasheet
275Kb / 2P
   Scalable Performance and Memory Density, Power Efficiency
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com