Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IDT72V2105L20PFI Datasheet(PDF) 2 Page - Integrated Device Technology

Part # IDT72V2105L20PFI
Description  3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO 131,072 x 18 262,144 x 18
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72V2105L20PFI Datasheet(HTML) 2 Page - Integrated Device Technology

  IDT72V2105L20PFI Datasheet HTML 1Page - Integrated Device Technology IDT72V2105L20PFI Datasheet HTML 2Page - Integrated Device Technology IDT72V2105L20PFI Datasheet HTML 3Page - Integrated Device Technology IDT72V2105L20PFI Datasheet HTML 4Page - Integrated Device Technology IDT72V2105L20PFI Datasheet HTML 5Page - Integrated Device Technology IDT72V2105L20PFI Datasheet HTML 6Page - Integrated Device Technology IDT72V2105L20PFI Datasheet HTML 7Page - Integrated Device Technology IDT72V2105L20PFI Datasheet HTML 8Page - Integrated Device Technology IDT72V2105L20PFI Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 26 page
background image
2
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
IDT72V295/72V2105 3.3V HIGH DENSITY CMOS
SUPERSYNC FIFOTM 131,072 x 18, 262,144 x 18
PIN CON.IGURATIONS
TQFP (PN64-1, order code: PF)
TOP VIEW
DESCRIPTION (CONTINUED)
thus it is no longer necessary to select which of the two clock inputs,
RCLK or WCLK, is running at the higher frequency.
• The period required by the retransmit operation is now fixed and short.
• The first word data latency period, from the time the first word is written
to an empty FIFO to the time it can be read, is now fixed and short. (The
variable clock cycle counting delay associated with the latency period
found on previous SuperSync devices has been eliminated on this
SuperSync family.)
SuperSync FIFOs are particularly appropriate for network, video, telecom-
munications, data communications and other applications that need to
buffer large amounts of data.
The input port is controlled by a Write Clock (WCLK) input and a Write
Enable (
WEN) input. Data is written into the FIFO on every rising edge of
WCLK when
WENis asserted. The output port is controlled by a Read Clock
(RCLK) input and Read Enable (
REN) input. Data is read from the FIFO on
every rising edge of RCLK when
REN is asserted. An Output Enable (OE)
input is provided for three-state control of the outputs.
The frequencies of both the RCLK and the WCLK signals may vary from
0 to fMAX with complete independence. There are no restrictions on the
frequency of the one clock input with respect to the other.
There are two possible timing modes of operation with these devices:
IDT Standard mode and First Word Fall Through (FWFT) mode.
NOTE:
1. DC = Don’t Care. Must be tied to GND or VCC, cannot be left open.
PIN 1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
WEN
SEN
DC(1)
VCC
GND
D17
D16
D15
D14
D13
D12
D11
D10
D9
D8
D7
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
Q17
Q16
GND
Q15
Q14
VCC
Q13
Q12
Q11
GND
Q10
Q9
Q8
Q7
Q6
GND
4668 drw 02


Similar Part No. - IDT72V2105L20PFI

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
IDT72V2105 RENESAS-IDT72V2105 Datasheet
391Kb / 27P
   3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO™ 131,072 x 18 262,144 x 18
MARCH 2018
More results

Similar Description - IDT72V2105L20PFI

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
72V295 RENESAS-72V295 Datasheet
391Kb / 27P
   3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO™ 131,072 x 18 262,144 x 18
MARCH 2018
IDT72V2103 RENESAS-IDT72V2103 Datasheet
496Kb / 47P
   3.3 VOLT HIGH-DENSITY SUPERSYNC II™ NARROW BUS FIFO 131,072 x 18/262,144 x 9 262,144 x 18/524,288 x 9
MARCH 2018
logo
Integrated Device Techn...
IDT72V255LA IDT-IDT72V255LA Datasheet
439Kb / 27P
   3.3 VOLT CMOS SuperSync FIFO 8,192 x 18 16,384 x 18
logo
Renesas Technology Corp
72V275 RENESAS-72V275 Datasheet
553Kb / 26P
   3.3 VOLT CMOS SuperSync FIFO™ 32,768 x 18 65,536 x 18
FEBRUARY 2018
72V255LA RENESAS-72V255LA Datasheet
402Kb / 28P
   3.3 VOLT CMOS SuperSync FIFO™ 8,192 x 18 16,384 x 18
JANUARY 2018
IDT72V2101 RENESAS-IDT72V2101 Datasheet
388Kb / 28P
   3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO™ 262,144 x 9 524,288 x 9
JANUARY 2018
72V281 RENESAS-72V281 Datasheet
430Kb / 27P
   3.3 VOLT CMOS SuperSync FIFO™ 65,536 x 9 131,072 x 9
JANUARY 2018
logo
Integrated Device Techn...
IDT72V2101 IDT-IDT72V2101 Datasheet
242Kb / 27P
   3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO
IDT72V2101 IDT-IDT72V2101_14 Datasheet
434Kb / 27P
   3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO
logo
Renesas Technology Corp
IDT72255LA RENESAS-IDT72255LA Datasheet
404Kb / 28P
   CMOS SuperSync FIFO™ 8,192 x 18 16,384 x 18
NOVEMBER 2017
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com