IDT72V295L15PF datasheet(11/26 Pages) IDT

Part #	IDT72V295L15PF

Description	3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO 131,072 x 18 262,144 x 18

Download	26 Pages

Scroll/Zoom	100%

Manufacturer	IDT [Integrated Device Technology]

Direct Link	http://www.idt.com

Logo

11 / 26 page

11

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

IDT72V295/72V2105 3.3V HIGH DENSITY CMOS

SUPERSYNC FIFOTM 131,072 x 18, 262,144 x 18

If FWFT mode is selected, the FIFO will mark the beginning of the

Retransmit setup by setting

OR HIGH. During this period, the internal read

pointer is set to the first location of the RAM array.

When

OR goes LOW, Retransmit setup is complete; at the same time,

the contents of the first location appear on the outputs. Since FWFT mode

is selected, the first word appears on the outputs, no LOW on

REN is

necessary. Reading all subsequent words requires a LOW on

REN to

enable the rising edge of RCLK. See Figure 12, Retransmit Timing (FWFT

Mode), for the relevant timing diagram.

For either IDT Standard mode or FWFT mode, updating of the

PAE, HF

and

PAF flags begin with the rising edge of RCLK that RT is setup. PAE is

synchronized to RCLK, thus on the second rising edge of RCLK after

RT is

setup, the

PAE flag will be updated. HF is asynchronous, thus the rising

edge of RCLK that

RTis setup will update HF. PAFis synchronized to WCLK,

thus the second rising edge of WCLK that occurs tSKEW after the rising edge

of RCLK that

RT is setup will update PAF. RT is synchronized to RCLK.

Similar Part No. - IDT72V295L15PF

Manufacturer	Part #	Datasheet	Description
Integrated Device Techn...	IDT72V295	541Kb / 46P	3.3 VOLT HIGH-DENSITY SUPERSYNC II NARROW BUS FIFO
Integrated Device Techn...	IDT72V295	541Kb / 46P	3.3 VOLT HIGH-DENSITY SUPERSYNC II NARROW BUS FIFO

Manufacturer	Part #	Datasheet	Description
Renesas Technology Corp	72V295	391Kb / 27P	3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO™ 131,072 x 18 262,144 x 18 MARCH 2018
Renesas Technology Corp	IDT72V2103	496Kb / 47P	3.3 VOLT HIGH-DENSITY SUPERSYNC II™ NARROW BUS FIFO 131,072 x 18/262,144 x 9 262,144 x 18/524,288 x 9 MARCH 2018
Integrated Device Techn...	IDT72V255LA	439Kb / 27P	3.3 VOLT CMOS SuperSync FIFO 8,192 x 18 16,384 x 18
Renesas Technology Corp	72V275	553Kb / 26P	3.3 VOLT CMOS SuperSync FIFO™ 32,768 x 18 65,536 x 18 FEBRUARY 2018
	72V255LA	402Kb / 28P	3.3 VOLT CMOS SuperSync FIFO™ 8,192 x 18 16,384 x 18 JANUARY 2018
	IDT72V2101	388Kb / 28P	3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO™ 262,144 x 9 524,288 x 9 JANUARY 2018
	72V281	430Kb / 27P	3.3 VOLT CMOS SuperSync FIFO™ 65,536 x 9 131,072 x 9 JANUARY 2018
Integrated Device Techn...	IDT72V2101	242Kb / 27P	3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO
Integrated Device Techn...	IDT72V2101	434Kb / 27P	3.3 VOLT HIGH DENSITY CMOS SUPERSYNC FIFO
Renesas Technology Corp	IDT72255LA	404Kb / 28P	CMOS SuperSync FIFO™ 8,192 x 18 16,384 x 18 NOVEMBER 2017