Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

TMDS3260050 Datasheet(PDF) 10 Page - Texas Instruments

Part # TMDS3260050
Description  Powerful 16-Bit TMS320C511A CPU
Download  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TMDS3260050 Datasheet(HTML) 10 Page - Texas Instruments

Back Button TMDS3260050 Datasheet HTML 6Page - Texas Instruments TMDS3260050 Datasheet HTML 7Page - Texas Instruments TMDS3260050 Datasheet HTML 8Page - Texas Instruments TMDS3260050 Datasheet HTML 9Page - Texas Instruments TMDS3260050 Datasheet HTML 10Page - Texas Instruments TMDS3260050 Datasheet HTML 11Page - Texas Instruments TMDS3260050 Datasheet HTML 12Page - Texas Instruments TMDS3260050 Datasheet HTML 13Page - Texas Instruments TMDS3260050 Datasheet HTML 14Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 44 page
background image
TMS320C511A
DIGITAL SIGNAL PROCESSOR
SPRS053 – FEBRUARY 1997
10
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
memory
The ’C511A implements three separate address spaces for program memory, data memory, and input/output
(I/O). Each space accommodates a total of 64K 16-bit words (see Figure 1). Within the 64K words of data space,
the 256 to 32K words at the top of the address range can be defined to be external global memory in increments
of powers of two, as specified by the contents of the global-memory allocation register (GREG). Access to global
memory is arbitrated using the global memory bus request (BR) signal.
The ’C511A device includes a considerable amount of on-chip memory to aid in system performance and
integration including ROM and dual-access RAM (DARAM). Refer to Table 1 for the amount and types of
memory available on this device.
On the ’C511A, the first 96 (0 – 5Fh) data-memory locations are allocated for memory-mapped registers. This
memory-mapped register space contains various control and status registers including those for the CPU, serial
port, timer, and software wait-state generators. Additionally, the first 16 I/O port locations are mapped into this
data-memory space, allowing them to be accessed either as data memory using single-word instructions or as
I/O locations with two-word instructions. Two-word instructions allow access to the full 64K words of I/O space.
The ’C511A contains 24K words of mask-programmable on-chip ROM located in program memory space. This
ROM can be programmed with contents unique to to any particular application. The ROM is enabled or disabled
by the state of the MP/ MC control input upon resetting the device or by manipulating the MP/ MC bit in the PMST
status register after reset. The ROM occupies the first 24K words of internal program space (0 – 5FFFh) when
enabled (which is the lowest block of program memory). When disabled, these addresses are located in the
device’s external program-memory space.
The ’C511A also has a mask-programmable option that provides security protection for the contents of on-chip
ROM. When this internal option bit is programmed, no externally-originating instruction can access the on-chip
ROM. This feature can be used to provide security for proprietary algorithms.
The ’C511A also provides a total of 1 056 16-bit words of on-chip data RAM, divided into three separate blocks:
block 0 (B0), block 1 (B1), and block 2 (B2). Of the 1 056 words, 544 words (blocks B1 and B2) are always data
memory and 512 words (block B0) are programmable as either data or program memory. A data-memory size
of 1056 words allows the ’C511A to handle a data array of 1 024 words (512 words if on-chip RAM is used for
program memory) while still leaving 32 locations for intermediate storage. When using block B0 as program
memory, instructions can be downloaded from external program memory into on-chip RAM and then executed.
The CLRC CNF (configure block B0 as data memory) and SETC CNF (configure block B0 as program memory)
instructions allow dynamic configuration of the memory maps through software. Regardless of the
configuration, code still can be executed from external program memory.
When using on-chip RAM, ROM, or high-speed external memory, the ’C511A runs at full speed with no wait
states. The ability of the DARAM to allow two accesses to be performed in one cycle, coupled with the parallel
nature of the ’C511A architecture, enables the device to perform three concurrent memory accesses in any
given machine cycle. Externally, the READY line can be used to interface the ’C511A to slower, less expensive
external memory. Downloading programs from slow off-chip memory to on-chip RAM can speed processing
while cutting system costs.


Similar Part No. - TMDS3260050

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TMDS3262292 TI1-TMDS3262292 Datasheet
448Kb / 42P
[Old version datasheet]   DIGITAL SIGNAL PROCESSOR
More results

Similar Description - TMDS3260050

ManufacturerPart #DatasheetDescription
logo
STMicroelectronics
ST10F296E STMICROELECTRONICS-ST10F296E Datasheet
5Mb / 346P
   High performance 16-bit CPU with DSP functions
October 2008 Rev 2
logo
NXP Semiconductors
P8XCX66 PHILIPS-P8XCX66 Datasheet
383Kb / 92P
   80C51 8-bit CPU
1999 Mar 10
logo
List of Unclassifed Man...
NUC501 ETC2-NUC501 Datasheet
5Mb / 283P
   32-bit RISC CPU
N567GXXX ETC2-N567GXXX Datasheet
638Kb / 15P
   powerful microcontroller
logo
NXP Semiconductors
S32V234 NXP-S32V234 Datasheet
1Mb / 90P
   ARM Cortex-M4, 32-bit CPU 16 KB/16 KB I-/D- L1 Cache
Rev. 9, 03/2020
logo
AAEON Technology
TF-PER-M08 AAEON-TF-PER-M08 Datasheet
228Kb / 1P
   Powerful Scanning Performance
logo
List of Unclassifed Man...
N567KXXX ETC2-N567KXXX Datasheet
638Kb / 15P
   powerful microcontroller (uC)
logo
Megawin Technology Co.,...
MLC331B MEGAWIN-MLC331B Datasheet
493Kb / 30P
   Single chip 8-bit CPU
MG69L340 MEGAWIN-MG69L340 Datasheet
596Kb / 28P
   Single Chip 8-bit CPU
MA014B MEGAWIN-MA014B Datasheet
206Kb / 14P
   Single chip 8-bit CPU
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com