7 / 12 page
USE ULTRA37000™ FOR
ALL NEW DESIGNS
CY7C341B
Document #: 38-03016 Rev. *C
Page 7 of 12
tFD
Feedback Delay
Commercial
1
2
ns
tPRE
Asynchronous Register Preset Time
Commercial
5
7
ns
tCLR
Asynchronous Register Clear Time
Commercial
5
7
ns
tPIA
Programmable Interconnect Array Delay Commercial
14
20
ns
Internal Switching Characteristics Over the Operating Range (continued)
Parameter
Description
7C341B-25
7C341B-35
Unit
Min.
Max
Min.
Max
Switching Waveforms
External Combinatorial
DEDICATED INPUT/
I/O INPUT
COMBINATORIAL
OUTPUT
tPD1/tPD2
tWL
tSU
tH
tWH
External Synchronous
CLOCK AT REGISTER
SYNCHRONOUS
SYNCHRONOUS
LOGIC ARRAY
DATA FROM
REGISTERED
CLOCK PIN
OUTPUTS
tCO1
External Asynchronous
tAH
tAS1
tAWH
tAWL
DEDICATED INPUTS OR
REGISTERED FEEDBACK
ASYNCHRONOUS
CLOCK INPUT
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
