Electronic Components Datasheet Search |
|
TAS3108 Datasheet(PDF) 4 Page - Texas Instruments |
|
|
TAS3108 Datasheet(HTML) 4 Page - Texas Instruments |
4 / 63 page www.ti.com 2.2 Power Supply 2.3 Clock Control 2.4 Serial Audio Ports (SAPs) 2.5 M8051Warp Microprocessor 2.6 I 2C Control Interface TAS3108, TAS3108IA AUDIO DIGITAL SIGNAL PROCESSORS SLES152B – OCTOBER 2005 – REVISED NOVEMBER 2007 The power supply contains supply regulators that provide analog and digital regulated power for various sections of the TAS3108/TAS3108IA. Only one external 3.3-V supply is required. All other voltages are generated on-chip from the external 3.3-V supply. The TAS3108/TAS3108IA can be an audio data clock-master or clock-slave device. In clock-master mode, it generates MCLK, SCLK, and LRCLK. In clock-slave mode, it accepts MCLK, SCLK, and LRCLK. It can generate or accept master clocks from 6 MHz to 24.576 MHz. Master or slave operation is set via I2C register 0x00. The TAS3108/TAS3108IA can use a 6-MHz to 20-MHz crystal or a 6-MHz to 24.576-MHz, 3.3-V MCLKI digital input as the master clock in either clock-master or clock-slave mode. In clock-slave mode, the master clock frequency does not need to be an integer multiple of the sample rate. The TAS3108/TAS3108IA does not support clock error detection. If a clock error occurs, the TAS3108/TAS3108IA does not prevent invalid data or clocks from being output. This means that the application system must be designed to handle clock errors. Serial audio data is input via pins SDIN1, SDIN2, SDIN3, and SDIN4. Serial audio data is output on pins SDOUT1, SDOUT2, SDOUT3, and SDOUT4. The TAS3108/TAS3108IA accepts 32-, 44.1-, 48-, 88.2-, 96-, 176.4-, or 192-kHz serial data as 16-, 20-, 24-, or 32-bit data in left justified, right justified, or I2S serial data formats. All four ports accommodate these three 2 channel data formats. In addition to supporting the 2 channel formats, SDIN1 and SDOUT1 also provide support for time-division multiplex (TDM) data formats of 4, 6, or 8 channels. The data formats are selectable via I2C register 0x00. All input channels must use the same data format. All output channels must use the same data format. However, the input and output formats can be different. The M8051Warp (8051) microprocessor controls I2C reads and writes and participates in some audio processing tasks requiring multiframe (fS period) processing cycles. The 8051 processor performs some control calculations and exchanges data between the audio DSP core and the I2C interface. It also provides mode control for the SAP interface and clock control. The microcode can program the GPIO pin for post-boot-up operation to be an input or an output. For more information, see the TAS3108/TAS3108IA Firmware Programmer's Guide (SLEU067). The TAS3108/TAS3108IA has an I2C slave-only interface (SDA1 and SCL1) for receiving commands and providing status to the system controller, and a separate master I2C interface (SDA2 and SCL2) to download programs and data from external memory such as an EEPROM. See Section 6 for more information. Functional Description 4 Submit Documentation Feedback Not Recommended for New Designs |
Similar Part No. - TAS3108 |
|
Similar Description - TAS3108 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |