 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
UCB1400 Datasheet(PDF) 6 Page - NXP Semiconductors |
|
||||||||||||||||||||||||||||||
UCB1400 Datasheet(HTML) 6 Page - NXP Semiconductors |
|
|
6 / 63 page  Philips Semiconductors UCB1400 Audio codec with touch screen controller and power management monitor Product data Rev. 02 — 21 June 2002 6 of 63 9397 750 09611 © Koninklijke Philips Electronics N.V. 2002. All rights reserved. 8. AC ’97 interface The UCB1400 implements an AC ’97 Revision 2.1 interface. Refer to the Audio Codec ’97 Component Specification Revision 2.1 from Intel. 8.1 Clocking The UCB1400 functions only as a primary codec. As such, it derives its clock internally from an externally attached 24.576 MHz crystal or clock oscillator, and drives a buffered and divided down (1 ⁄ 2) clock to its digital companion controller over AC-link under the signal name “BIT_CLK”. The beginning of all audio sample packets, or Audio Frames, transferred over AC-link is synchronized to the rising edge of the SYNC signal. SYNC is driven by the AC ’97 Controller. The AC ’97 Controller takes BIT_CLK as an input and generates SYNC by dividing BIT_CLK by 256 and applying some conditioning to tailor its duty cycle. This yields a 48 kHz SYNC signal whose period defines an audio frame. Data is transitioned on AC-link on every rising edge of BIT_CLK, and subsequently sampled on the receiving side of AC-link on each immediately following falling edge of BIT_CLK. 8.2 Resetting UCB1400 The UCB1400 recognizes the following types of reset: • Cold reset: where all UCB1400 logic (registers included) is initialized to its default state. Initiated by bringing RESET LOW for at least 1 µs. • Warm reset: where the contents of the UCB1400 register set are left unaltered. Initiated by bringing SYNC HIGH for at least 1 µs without BIT_CLK. • Register reset: which only initializes the UCB1400 registers to their default states. Initiated by a write to register 0x00. After signaling a reset to UCB1400, the AC ’97 Controller should not attempt to play or capture audio data until it has sampled a “Codec Ready” indication from UCB1400. Fig 4. UCB1400 and AC ’97 controller connection diagram. SN00237 UCB1400 SYNC BIT_CLK SDATA_OUT SDATA_IN RESET IRQOUT AC97 CONTROLLER |
Similar Part No. - UCB1400 |
|
Similar Description - UCB1400 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
