Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

SN74LVC112ADGVRG4 Datasheet(PDF) 1 Page - Texas Instruments

Click here to check the latest version.
Part # SN74LVC112ADGVRG4
Description  SN74LVC112A Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

SN74LVC112ADGVRG4 Datasheet(HTML) 1 Page - Texas Instruments

  SN74LVC112ADGVRG4 Datasheet HTML 1Page - Texas Instruments SN74LVC112ADGVRG4 Datasheet HTML 2Page - Texas Instruments SN74LVC112ADGVRG4 Datasheet HTML 3Page - Texas Instruments SN74LVC112ADGVRG4 Datasheet HTML 4Page - Texas Instruments SN74LVC112ADGVRG4 Datasheet HTML 5Page - Texas Instruments SN74LVC112ADGVRG4 Datasheet HTML 6Page - Texas Instruments SN74LVC112ADGVRG4 Datasheet HTML 7Page - Texas Instruments SN74LVC112ADGVRG4 Datasheet HTML 8Page - Texas Instruments SN74LVC112ADGVRG4 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 24 page
background image
PRE
CLK
K
Q
Q
CLR
J
Product
Folder
Sample &
Buy
Technical
Documents
Tools &
Software
Support &
Community
SN74LVC112A
SCAS289M – JANUARY 1993 – REVISED DECEMBER 2014
SN74LVC112A Dual Negative-Edge-Triggered J-K Flip-Flop
With Clear And Preset
1 Features
2 Applications
1
Operates From 1.65 V to 3.6 V
Servers
Inputs Accept Voltages to 5.5 V
PCs
Max tpd of 4.8 ns at 3.3 V
Notebooks
Typical VOLP (Output Ground Bounce)
Network switches
< 0.8 V at VCC = 3.3 V, TA = 25°C
Toys
Typical VOHV (Output VOH Undershoot)
I/O Expanders
> 2 V at VCC = 3.3 V, TA = 25°C
Electronic Points of Sale
Latch-Up Performance Exceeds 250 mA Per
JESD 17
3 Description
ESD Protection Exceeds JESD 22
This dual negative-edge-triggered J-K flip-flop is
designed for 1.65-V to 3.6-V VCC operation.
3000-V Human-Body Model
200-V Machine Model
Device Information(1)
1500-V Charged-Device Model
PART NUMBER
PACKAGE
BODY SIZE (NOM)
SSOP (16)
6.50 mm x 5.30 mm
TSSOP (16)
5.00 mm x 4.40 mm
TVSOP (16)
3.60 mm x 4.40 mm
SN74LVC112A
10.20 mm x 5.30
SOP (16)
mm
SOIC (16)
9.00 mm x 3.90 mm
(1) For all available packages, see the orderable addendum at
the end of the datasheet.
4 Simplified Schematic
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.


Similar Part No. - SN74LVC112ADGVRG4

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
SN74LVC112ADGVR TI-SN74LVC112ADGVR Datasheet
292Kb / 13P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112ADGVRE4 TI-SN74LVC112ADGVRE4 Datasheet
292Kb / 13P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
More results

Similar Description - SN74LVC112ADGVRG4

ManufacturerPart #DatasheetDescription
logo
Potato Semiconductor Co...
PO74G112A POTATO-PO74G112A Datasheet
584Kb / 6P
   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
PO74G112A POTATO-PO74G112A_14 Datasheet
1Mb / 6P
   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP FLOP WITH CLEAR AND PRESET
logo
Texas Instruments
74ACT11112 TI-74ACT11112 Datasheet
75Kb / 5P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
SN74F112 TI-SN74F112 Datasheet
73Kb / 5P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112A TI-SN74LVC112A Datasheet
292Kb / 13P
[Old version datasheet]   DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
74ACT11112 TI1-74ACT11112_11 Datasheet
214Kb / 8P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
54AC11112 TI-54AC11112 Datasheet
94Kb / 7P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN54LS112A TI-SN54LS112A Datasheet
300Kb / 9P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
CD54ACT112 TI-CD54ACT112_08 Datasheet
546Kb / 13P
[Old version datasheet]   DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
logo
Renesas Technology Corp
HD74LS112 RENESAS-HD74LS112 Datasheet
291Kb / 11P
   Dual J-K Negative-edge-triggered Flip-Flops (with Preset and Clear)
Jul.13.2005
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com