Electronic Components Datasheet Search |
|
PCI7510GHK Datasheet(PDF) 2 Page - Texas Instruments |
|
PCI7510GHK Datasheet(HTML) 2 Page - Texas Instruments |
2 / 6 page www.ti.com DESCRIPTION PCI7510 SLLA249 – JULY 2006 • Register bits give software control of • PCI power-management D0, D1, D2, and D3 contender bit, power class bits, link active power states control bit, and IEEE Std 1394a-2000 features • Initial bandwidth available and initial • Isochronous receive dual-buffer mode channels available registers • Out-of-order pipelining for asynchronous • PME support per 1394 Open Host Controller transmit requests Interface Specification • Register access fail interrupt when the PHY • Advanced submicron, low-power CMOS SCLK is not active technology The Texas Instruments PCI7510 device is an integrated single-socket PC Card controller with an IEEE 1394 open host controller link-layer controller (LLC) and two-port 1394 PHY. The PCI7510 device also includes a dedicated interface that can be used as a Smart Card socket. This high performance integrated solution provides the latest in PC Card, IEEE 1394, and Smart Card technology. The PCI7510 CardBus controller is a four-function, 33-MHz PCI device compliant with the PCI Local Bus Specification. Function 0 provides a PC Card socket controller compliant with the latest PC Card Standards. Function 1 provides a dedicated socket for Smart Card. Function 2 of the PCI7510 device is an integrated IEEE 1394 OHCI host controller and two-port PHY. Function 3 is the interface to load the PCI7510 program RAM with firmware. The PCI7510 device provides features that make it the best choice for bridging between the PCI bus and PC Cards, and supports any combination of 16-bit and CardBus cards powered at 5 V or 3.3 V as required. There is no PCMCIA card and socket service software changes required to move systems from the existing CardBus socket controller to the PCI7510 device. The PCI7510 device is register compatible with the Intel 82365SL–DF ExCA controller and implements the host interface defined in the PC Card Standard. The PCI7510 internal data path logic allows the host to access 8-, 16-, and 32-bit cards using full 32-bit PCI cycles for maximum performance. Independent buffering and the pipeline architecture provide an unsurpassed performance level with sustained bursting. The PCI7510 device can be programmed to accept posted writes to improve bus utilization. All card signals are internally buffered to allow hot insertion and removal without external buffering. Function 1 of the PCI7510 device provides a dedicated interface for a Smart Card socket. The PCI7510 device supports asynchronous Smart Cards with contacts. Function 2 of the PCI7510 device is an integrated 1394a-2000 OHCI PHY/link-layer controller (LLC) device that is fully compliant with the PCI Local Bus Specification, the PCI Bus Power Management Interface Specification, IEEE Std 1394-1995, IEEE Std 1394a-2000, and the 1394 Open Host Controller Interface Specification. It is capable of transferring data between the 33-MHz PCI bus and the 1394 bus at 100M bits/s, 200M bits/s, and 400M bits/s. The PCI7510 device provides two 1394 ports that have separate cable bias (TPBIAS). The PCI7510 device also supports the IEEE Std 1394a-2000 power-down features for battery-operated applications and arbitration enhancements. As required by the 1394 Open Host Controller Interface Specification (OHCI) and IEEE Std 1394a-2000, internal control registers are memory-mapped and non-prefetchable. The PCI configuration header is accessed through configuration cycles specified by PCI, and it provides plug-and-play (PnP) compatibility. Furthermore, the PCI7510 device is compliant with the PCI Bus Power Management Interface Specification as specified by the PC 2001 Design Guide requirements. The PCI7510 device supports the D0, D1, D2, and D3 power states. Function 3 of the PCI7510 device is the interface to load the PCI7510 program RAM with firmware. This function provides an I/O window that a software driver uses to load the PCI7510 firmware into the internal RAM. The PCI7510 design provides PCI bus master bursting, and it is capable of transferring a cacheline of data at 132M bytes/s after connection to the memory controller. Because PCI latency can be large, deep FIFOs are provided to buffer the 1394 data. The PCI7510 device provides physical write posting buffers and a highly-tuned physical data path for SBP-2 performance. The PCI7510 device also provides multiple isochronous contexts, multiple cacheline burst transfers, advanced internal arbitration, and bus-holding buffers. 2 Submit Documentation Feedback |
Similar Part No. - PCI7510GHK |
|
Similar Description - PCI7510GHK |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |