Electronic Components Datasheet Search |
|
VT8501 Datasheet(PDF) 8 Page - List of Unclassifed Manufacturers |
|
VT8501 Datasheet(HTML) 8 Page - List of Unclassifed Manufacturers |
8 / 17 page VT8501 Apollo MVP4 Revision 1.3 February 1, 2000 -2- Features 7HFKQRORJLHV ,QF 'HOLYHULQJ 9DOXH 'HOLYHULQJ 9DOXH • Advanced L2 Cache − Direct map write-back or write-through secondary cache − Pipelined burst synchronous SRAM (PBSRAM) cache support − Flexible cache size: 0K / 256K / 512K / 1M / 2MB − 32 byte line size to match the primary cache − Integrated 8-bit tag comparator − 3-1-1-1-1-1-1-1 back to back read timing for PBSRAM accesses up to 100 MHz − Tag timing optimized (less than 4ns setup time) to allow external tag SRAM implementation for most flexible cache organization − Sustained 3 cycle write access for PBSRAM access or CPU to DRAM & PCI bus post write buffers up to 100 MHz − Supports CPU single read cycle L2 allocation − System and video BIOS cacheable and write-protect − Programmable cacheable region • Internal Accelerated Graphics Port (AGP) Controller − AGP v2.0 compliant for 1x and 2x transfer modes − Pipelined split-transaction long-burst transfers up to 533 MB/sec − Eight level read request queue − Four level posted-write request queue − Thirty-two level (quadwords) read data FIFO (128 bytes) − Sixteen level (quadwords) write data FIFO (64 bytes) − Intelligent request reordering for maximum AGP bus utilization − Supports Flush/Fence commands − Graphics Address Relocation Table (GART) − One level TLB structure − Sixteen entry fully associative page table − LRU replacement scheme − Independent GART lookup control for host / AGP / PCI master accesses − Windows 95 OSR-2 VXD and integrated Windows 98 / NT5 miniport driver support • Concurrent PCI Bus Controller − PCI bus is synchronous / pseudo-synchronous to host CPU bus − 33 MHz operation on the primary PCI bus − Supports up to five PCI masters − Peer concurrency − Concurrent multiple PCI master transactions; i.e., allow PCI masters from both PCI buses active at the same time − Zero wait state PCI master and slave burst transfer rate − PCI to system memory data streaming up to 132Mbyte/sec − PCI master snoop ahead and snoop filtering − Six levels (double-words) of CPU to PCI posted write buffers − Byte merging in the write buffers to reduce the number of PCI cycles and to create further PCI bursting possibilities − Enhanced PCI command optimization (MRL, MRM, MWI, etc.) − Forty-eight levels (double-words) of post write buffers from PCI masters to DRAM − Sixteen levels (double-words) of prefetch buffers from DRAM for access by PCI masters − Supports L1/L2 write-back forward to PCI master read to minimize PCI read latency − Supports L1/L2 write-back merged with PCI master post-write to minimize DRAM utilization − Delay transaction from PCI master reading DRAM − Read caching for PCI master reading DRAM − Transaction timer for fair arbitration between PCI masters (granularity of two PCI clocks) − Symmetric arbitration between Host/PCI bus for optimized system performance − Complete steerable PCI interrupts − PCI-2.2 compliant, 32 bit 3.3V PCI interface with 5V tolerant inputs |
Similar Part No. - VT8501 |
|
Similar Description - VT8501 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |