Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AT94K40AL-25BQI Datasheet(PDF) 11 Page - ATMEL Corporation

Part # AT94K40AL-25BQI
Description  5K - 40K Gates of AT40K FPGA with 8-bit Microcontroller, up to 36K Bytes of SRAM and On-chip JTAG ICE
Download  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT94K40AL-25BQI Datasheet(HTML) 11 Page - ATMEL Corporation

Back Button AT94K40AL-25BQI Datasheet HTML 7Page - ATMEL Corporation AT94K40AL-25BQI Datasheet HTML 8Page - ATMEL Corporation AT94K40AL-25BQI Datasheet HTML 9Page - ATMEL Corporation AT94K40AL-25BQI Datasheet HTML 10Page - ATMEL Corporation AT94K40AL-25BQI Datasheet HTML 11Page - ATMEL Corporation AT94K40AL-25BQI Datasheet HTML 12Page - ATMEL Corporation AT94K40AL-25BQI Datasheet HTML 13Page - ATMEL Corporation AT94K40AL-25BQI Datasheet HTML 14Page - ATMEL Corporation AT94K40AL-25BQI Datasheet HTML 15Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 192 page
background image
11
AT94K Series FPSLIC
Rev. 1138F–FPSLI–06/02
most RAM blocks, RAddr is on the left and WAddr is on the right. For the right-most RAM
blocks, WAddr is on the left and RAddr is tied off. For single-ported RAM, WAddr is the
READ/WRITE address port and Din is the (bi-directional) data port. The right-most RAM
blocks can be used only for single-ported memories. WE and OE connect to the vertical
express buses in the same column on Plane V1 and V2, respectively. WAddr, RAddr, WE and
OE connect to express buses that are full length at array edge.
Reading and writing the 32 x 4 dual-port RAM are independent of each other. Reading the 32
x 4 dual-port RAM is completely asynchronous. Latches are transparent; when Load is logic 1,
data flows through; when Load is logic 0, data is latched. Each bit in the 32 x 4 dual-port RAM
is also a transparent latch. The front-end latch and the memory latch together and form an
edge-triggered flip-flop. When a bit nibble is (Write) addressed and LOAD is logic 1 and WE is
logic 0, DATA flows through the bit. When a nibble is not (Write) addressed or LOAD is logic 0
or WE is logic 1, DATA is latched in the nibble. The two CLOCK muxes are controlled
together; they both select CLOCK or they both select “1”. CLOCK is obtained from the clock
for the sector-column immediately to the left and immediately above the RAM block. Writing
any value to the RAM Clear Byte during configuration clears the RAM, see Figure 5 and
Figure 6.
Figure 8. FPGA RAM Connections (One RAM Block)
32X4 RAM
Din
WAddr
WE
OE
Dout
RAddr
CLK
CLK
CLK
CLK
CLK
Sector Clock Mux


Similar Part No. - AT94K40AL-25BQI

ManufacturerPart #DatasheetDescription
logo
ATMEL Corporation
AT94K40AL ATMEL-AT94K40AL Datasheet
221Kb / 1P
   FPSLIC is ALL About Time To Market
AT94K40AL ATMEL-AT94K40AL Datasheet
507Kb / 13P
   Programmable System Level Integration Prototyping System
More results

Similar Description - AT94K40AL-25BQI

ManufacturerPart #DatasheetDescription
logo
ATMEL Corporation
AT94KAL ATMEL-AT94KAL Datasheet
170Kb / 5P
   5K - 40K Gates of AT40K FPGA with 8-bit Microcontroller, up to 36K Bytes of SRAM and On-chip JTAG ICE
AT94S ATMEL-AT94S_05 Datasheet
688Kb / 32P
   Secure 5K - 40K Gates of AT40K FPGA with 8-bit Microcontroller, up to 36 Kbytes of SRAM and On-chip Program Storage EEPROM
AT945 ATMEL-AT945 Datasheet
268Kb / 31P
   Secure 5K - 40K Gates of AT40K FPGA with 8-bit Microcontroller,up to 36 Kbytes of SRAM and On-chip Program Storage EEPROM
AT94S ATMEL-AT94S Datasheet
284Kb / 31P
   Secure 5K - 40K Gates of AT40K FPGA with 8-bit Microcontroller, up to 36 Kbytes of SRAM and On-chip Program Storage EEPROM
ATTINY28L ATMEL-ATTINY28L_06 Datasheet
176Kb / 13P
   8-bit Microcontroller with 2K Bytes of Flash
ATMEGA406_0607 ATMEL-ATMEGA406_0607 Datasheet
2Mb / 263P
   8-bit Microcontroller with 40K Bytes In-System Programmable Flash
ATMEGA406 ATMEL-ATMEGA406_06 Datasheet
359Kb / 28P
   8-bit Microcontroller with 40K Bytes In-System Programmable Flash
AT40K05 ATMEL-AT40K05_14 Datasheet
1Mb / 55P
   5K ??50K Gates Coprocessor FPGA with FreeRAM
AT40K05 ATMEL-AT40K05 Datasheet
1Mb / 67P
   5K - 50K Gates Coprocessor FPGA with FreeRAM
AT40K10AL ATMEL-AT40K10AL_14 Datasheet
126Kb / 4P
   5K ??50K Gates Coprocessor FPGA with FreeRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com