DS90C365A

SNLS181I – APRIL 2004 – REVISED APRIL 2013

www.ti.com

AC Timing Diagrams (continued)

Figure 5. DS90C365A (Transmitter) Input Clock Transition Time

Figure 6. DS90C365A (Transmitter) Setup/Hold and High/Low Times with R_FB pin = GND (Falling Edge

Strobe)

Figure 7. DS90C365A (Transmitter) Clock In to Clock Out Delay with R_FB pin = VCC

Figure 8. DS90C365A (Transmitter) Clock In to Clock Out Delay with R_FB pin = GND

Figure 9. DS90C365A (Transmitter) Phase Lock Loop Set Time

6

Submit Documentation Feedback

Copyright © 2004–2013, Texas Instruments Incorporated

Product Folder Links: DS90C365A