 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
BQ3285P-SB2 Datasheet(PDF) 8 Page - Texas Instruments |
|
||||||||||||||||||||||||||||||
BQ3285P-SB2 Datasheet(HTML) 8 Page - Texas Instruments |
|
|
8 / 26 page  Power-Down/Power-Up Cycle The bq3285 continuously monitors VCC for out-of- tolerance. During a power failure, when VCC falls below VPFD (4.17V typical), the bq3285 write-protects the clock and storage registers. When VCC is below VBC (3V typi- cal), the power source is switched to BC. RTC operation and storage data are sustained by a valid backup energy source. When VCC is above VBC, the power source is VCC. Write-protection continues for tCSR time after VCC rises above VPFD. Control/Status Registers The four control/status registers of the bq3285 are acces- sible regardless of the status of the update cycle (see Ta- ble 4). Register A Register A programs: n The frequency of the square-wave and the periodic event rate. n Oscillator operation. Register A provides: n Status of the update cycle. RS0–RS3 - Frequency Select These bits select one of the 13 frequencies for the SQW out- put and the periodic interrupt rate, as shown in Table 3. OS0–OS2 - Oscillator Control These three bits control the state of the oscillator and divider stages. A pattern of 010 enables RTC operation by turning on the oscillator and enabling the frequency divider. A pattern of 11X turns the oscillator on, but keeps the frequency divider disabled. When 010 is writ- ten, the RTC begins its first update after 500ms. UIP - Update Cycle Status This read-only bit is set prior to the update cycle. When UIP equals 1, an RTC update cycle may be in progress. UIP is cleared at the end of each update cycle. This bit is also cleared when the update transfer inhibit (UTI) bit in register B is 1. 8 Reg. Loc. (Hex) Read Write Bit Name and State on Reset 7 (MSB) 6 5 4 3 2 1 0 (LSB) A 0A Yes Yes 1 UIP na OS2 na OS1 na OS0 na RS3 na RS2 na RS1 na RS0 na B 0B Yes Yes UTI na PIE 0 AIE 0 UIE 0 SQWE 0 DF na HF na DSE na C 0C Yes No INTF 0 PF 0 AF 0 UF 0 - 0-0-0 - 0 D 0D Yes No VRT na -0-0-0 - 0-0-0 - 0 Notes: 1. Except bit 7. 2. na = not affected Table 4. Control/Status Registers Register A Bits 7654 3 210 UIP OS2 OS1 OS0 RS3 RS2 RS1 RS0 76543210 ---- RS3 RS2 RS1 RS0 76543210 - OS2 OS1 OS0 ---- 76543210 UIP ------- bq3285 |
Similar Part No. - BQ3285P-SB2 |
|
Similar Description - BQ3285P-SB2 |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
