EN

GND

REG

SDA

SCL

VDD

GND

INTZ

BSTP

OUT+

15

16

14

13

12

2

1

3

4

5

IN-

IN+

STDBY

BSTN

OUT-

GND

10

11

9

7

6

8

3

DRV2510-Q1

www.ti.com

SLOS919A – JUNE 2016 – REVISED JUNE 2016

Product Folder Links: DRV2510-Q1

Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated

5 Pin Configuration and Functions

TWP

HTSSOP 16-Pin With Thermal Pad

Top View

Pin Functions

PIN

TYPE

DESCRIPTION

NAME

NO.

GND

1, 9, 16

P

Ground.

EN

2

I

Device enable pin.

REG

3

P

Internally generated gate voltage supply. Not to be used as a supply or connected to any component other than a 1

µF X7R ceramic decoupling capacitor and the MODE resistor divider.

SDA

4

I

SCL

5

I

IN+

6

I

Positive differential input.

IN-

7

I

Negative differential input.

STDBY

8

I

Standby pin.

BSTN

10

P

Boot strap for negative output, connect to 220 nF X5R, or better ceramic cap to OUT-.

OUT-

11

O

Negative output.

OUT+

12

O

Positive output.

BSTP

13

P

Boot strap for positive output, connect to 220 nF X5R, or better ceramic cap to OUT+.

INTZ

14

O

General fault reporting. Open drain.

INTZ = High, normal operation

INTZ = Low, fault condition

VDD

15

P

Power supply.

Thermal Pad

G

Connect to GND for best system performance. If not connected to GND, leave floating.