 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
DS100BR111A Datasheet(PDF) 8 Page - Texas Instruments |
|
||||||||||||||||||||||||||||||
DS100BR111A Datasheet(HTML) 8 Page - Texas Instruments |
|
|
8 / 51 page  DS100BR111A SNLS400D – JANUARY 2012 – REVISED JANUARY 2015 www.ti.com Electrical Characteristics (continued) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT OUT+ and OUT- AC coupled and terminated by 50 Ω to GND VOD_DE3 De-Emphasis Levels -9 dB VOD_SEL = Float (850 mVpp) DE = HIGH AC Common Mode Voltage VCM-AC Output Common-Mode Voltage 4.5 mV (rms) DE = 0 dB, VOD ≤ 1000 mVpp Output DC Common-Mode DC Common Mode Voltage VCM-DC 0 1.1 1.9 V Voltage VIDLE TX IDLE Output Voltage VID = 0 mVp-p 30 mV SDD22 @ 4.1 GHz -13 SDD22 @ 11.1 GHz -9 RLTX-DIFF TX return loss dB SCC22 @ 2.5 GHz -22 SCC22 @ 11.1 GHz -10 Transmitter Termination DC, IFORCE = ± 100 µA (3) Delta_ZM 2.5% Mismatch TR/F Transmitter Rise and Fall Time Measurement points at 20% - 80% (4) 38 ps Measured at 50% crossing TPD Propagation Delay 230 ps EQ = 0x00 TCCSK Channel to Channel Skew T = 25°C, VDD = 2.5 V 7 ps TPPSK Part to Part Skew T = 25°C, VDD = 2.5 V 20 ps TTX-IDLE-SET-TO- Max time to transition to idle after VIN = 1 Vpp, 10 Gbps 6.5 ns IDLE differential signal EQ = 0x00, DE = 0 dB TTX-IDLE-TO- Max time to transition to valid VIN = 1 Vpp, 10 Gbps 3.2 ns DIFF-DATA differential signal after idle EQ = 0x00, DE = 0 dB Active OOB timing distortion, TENV_DISTORT input active time vs. output active 3.3 ns time OUTPUT JITTER SPECIFICATIONS(5) RJ Random Jitter No Media 0.3 ps (rms) Source Amplitude = 700 mVpp, PRBS15 pattern, 10.3125 Gbps DJ1 Deterministic Jitter 0.09 UI VOD = Default, EQ = minimum, DE = 0 dB EQUALIZATION 10.3125 Gbps 8 meter 30AWG Cable on Input DJE1 Residual Deterministic Jitter 0.23 UI Source = 700 mVpp, PRBS15 pattern EQ = 0x2B 10.3125 Gbps 30" 4-mil FR4 on Inputs DJE2 Residual Deterministic Jitter 0.15 UI Source = 700 mVpp, PRBS15 pattern EQ = 0x17 DE-EMPHASIS 10.3125 Gbps 10” 4 mil stripline FR4 on Outputs DJD1 Residual Deterministic Jitter Source = 700 mVpp, PRBS15 pattern 0.14 UI EQ = Min, VOD = 1050 mVpp, DE = -3.5 dB (3) Force ±100 µA on output, measure ΔV on the Output and calculate impedance. Mismatch is the percentage difference of OUTn+ and OUTn- impedance driving the same logic state. (4) Default VOD used for testing. DE = -1.5 dB level used to compensate for fixture attenuation. (5) Typical jitter reported is determined by jitter decomposition software on the DSA8200 Oscilloscope. 8 Submit Documentation Feedback Copyright © 2012–2015, Texas Instruments Incorporated Product Folder Links: DS100BR111A |
Similar Part No. - DS100BR111A_15 |
|
Similar Description - DS100BR111A_15 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
