Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

DP83820 Datasheet(PDF) 4 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # DP83820
Description  10/100/1000 Mb/s PCI Ethernet Network Interface Controller
Download  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83820 Datasheet(HTML) 4 Page - National Semiconductor (TI)

  DP83820 Datasheet HTML 1Page - National Semiconductor (TI) DP83820 Datasheet HTML 2Page - National Semiconductor (TI) DP83820 Datasheet HTML 3Page - National Semiconductor (TI) DP83820 Datasheet HTML 4Page - National Semiconductor (TI) DP83820 Datasheet HTML 5Page - National Semiconductor (TI) DP83820 Datasheet HTML 6Page - National Semiconductor (TI) DP83820 Datasheet HTML 7Page - National Semiconductor (TI) DP83820 Datasheet HTML 8Page - National Semiconductor (TI) DP83820 Datasheet HTML 9Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 87 page
background image
4
www.national.com
2.0 Pin Descriptions (Continued)
SERRN
11
I/O
System Error: This signal is asserted low by DP83820 during address parity
errors and system errors if enabled.
STOPN
9
I/O
Stop: This signal is asserted low by the target device to request the master
device to stop the current transaction.
TRDYN
6
I/O
Target Ready: As a target, this signal will be asserted low when the (slave)
device is ready to complete the current data phase transaction. This signal is
used in conjunction with the IRDYN signal. Data transaction takes place at the
rising edge of PCICLK when both IRDYN and TRDYN are asserted low. As a
master, this signal indicates that the target is ready for the data during write
operation and with the data during read operation.
PMEN
175
O
Power Management Event: This signal is asserted low by DP83820 to indicate
that a power management event has occurred.
3VAUX
86
I
PCI Aux Voltage Sense: This pin is used to sense the presence of a 3.3v
auxiliary supply in order to define the PME Support available.
This pin pad has an internal weak pull down.
PWRGOOD
85
I
PCI bus power good: Connected to PCI bus 3.3v power, this pin is used to
sense the presence of PCI bus power during the D3 power management state.
This pin pad has an internal weak pull down.
CLKRUNN
87
I/O
Clockrun: This signal is asserted low by DP83820 to indicate that a Clockrun
Event has occurred.
AD63-32
44, 45, 47, 48,
49, 50, 52, 53,
54, 55, 57, 58,
59, 61, 62, 63,
64, 65, 67, 68,
69, 70, 72, 73,
74, 75, 77, 78,
79, 81, 82, 83
I/O
64-bit Extension Address and Data: Multiplexed address and data bus.
Provides upper address bits during 64-bit DAC command. During data phase,
used for transferring upper 32-bits of a 64-bit data transaction.
CBEN7-4
38, 39, 41, 42
I/O
64-bit Extension Bus Command/Byte Enables: During the address phase
these signals define the “bus command” for a 64-bit DAC command. During a
64-bit data phase these pins indicate which byte lanes contain valid data.
CBEN4 applies to byte 4(bits 39-32) and CBEN7 applies to byte 7(bits 63-56).
REQ64N
37
I/O
Request 64-bit Transfer: The DP83820 will assert this signal low to request a
64-bit transfer of data. This pin is sampled by the DP83820 during reset to
determine if the device is connected to a 64-bit datapath.
ACK64N
35
I
Acknowledge 64-bit Transfer: The DP83820 will samples this signal on bus
master cycles when it has requested a 64-bit data transfer. If both REQ64N and
ACK64N are asserted, then a 64-bit transfer will be performed. As a target, the
DP83820 only supports 32-bit transfers, so it will never assert ACK64N.
PAR64
43
I/O
Parity Upper DWORD: This signal indicates even parity across AD63-32 and
CBEN7-4 including the PAR64 pin. As a master, PAR64 is driven during
address and write data phases. As a target, the DP83820 only supports 32-bit
transfers, so it will not drive PAR64.
PCIVIO
84
I
PCI Bus VIO: This pin should be connected to the VIO pins of the PCI bus. It
provides a direct connection to the ESDPLUS ring for biasing. It may be
connected to 5V if available. It should not be connected to 3.3V unless all
signaling is 3.3V as this will interfere with 5V tolerance. Care should be taken in
connecting this to power supplies when power management functions are
enabled.
PCI Interface
Symbol
Pin No(s)
Direction
Description


Similar Part No. - DP83820

ManufacturerPart #DatasheetDescription
logo
National Semiconductor ...
DP83821 NSC-DP83821 Datasheet
1Mb / 86P
   10/100/1000 Mb/s PCI Ethernet Network Interface Controller
DP83821VUW NSC-DP83821VUW Datasheet
1Mb / 86P
   10/100/1000 Mb/s PCI Ethernet Network Interface Controller
logo
Texas Instruments
DP83822 TI1-DP83822 Datasheet
393Kb / 47P
[Old version datasheet]   Robust, Low Power 10/100 Mbps Ethernet Physical Layer Transceiver
DP83822H TI1-DP83822H Datasheet
393Kb / 47P
[Old version datasheet]   Robust, Low Power 10/100 Mbps Ethernet Physical Layer Transceiver
DP83822H TI1-DP83822H Datasheet
2Mb / 112P
[Old version datasheet]   DP83826E Deterministic, Low-Latency, Low-Power, 10/100 Mbps, Industrial Ethernet PHY
More results

Similar Description - DP83820

ManufacturerPart #DatasheetDescription
logo
National Semiconductor ...
DP83821 NSC-DP83821 Datasheet
1Mb / 86P
   10/100/1000 Mb/s PCI Ethernet Network Interface Controller
logo
Texas Instruments
DP83816 TI1-DP83816 Datasheet
1Mb / 112P
[Old version datasheet]   10/100 Mb/s Integrated PCI Ethernet Media Access Controller
DP83816AVNG TI1-DP83816AVNG Datasheet
853Kb / 108P
[Old version datasheet]   DP83816 10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer
DP83815 TI1-DP83815_11 Datasheet
969Kb / 110P
[Old version datasheet]   10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer (MacPhyter)
logo
National Semiconductor ...
DP83815 NSC-DP83815 Datasheet
779Kb / 108P
   10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer (MacPhyter)
DP83816 NSC-DP83816 Datasheet
814Kb / 106P
   10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer (MacPHYTER-II )
logo
Texas Instruments
DP83816AVNG-NOPB TI1-DP83816AVNG-NOPB Datasheet
854Kb / 109P
[Old version datasheet]   10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer (MacPhyter-II)
logo
National Semiconductor ...
DP83840A NSC-DP83840A Datasheet
434Kb / 89P
   10/100 Mb/s Ethernet Physical Layer
logo
Texas Instruments
DP83840AVCE TI1-DP83840AVCE Datasheet
682Kb / 91P
[Old version datasheet]   10/100 Mb/s Ethernet Physical Layer
logo
National Semiconductor ...
DP83816 NSC-DP83816 Datasheet
1Mb / 105P
   DP83816 10/100 Mb/s Integrated PCI Ethernet Media Access Controller and Physical Layer (MacPHYTER-II)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com