Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

66AK2E05XABDA25 Datasheet(PDF) 2 Page - Texas Instruments

Click here to check the latest version.
Part # 66AK2E05XABDA25
Description  66AK2E0x Multicore DSPARM KeyStone II System-on-Chip (SoC)
Download  282 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

66AK2E05XABDA25 Datasheet(HTML) 2 Page - Texas Instruments

  66AK2E05XABDA25 Datasheet HTML 1Page - Texas Instruments 66AK2E05XABDA25 Datasheet HTML 2Page - Texas Instruments 66AK2E05XABDA25 Datasheet HTML 3Page - Texas Instruments 66AK2E05XABDA25 Datasheet HTML 4Page - Texas Instruments 66AK2E05XABDA25 Datasheet HTML 5Page - Texas Instruments 66AK2E05XABDA25 Datasheet HTML 6Page - Texas Instruments 66AK2E05XABDA25 Datasheet HTML 7Page - Texas Instruments 66AK2E05XABDA25 Datasheet HTML 8Page - Texas Instruments 66AK2E05XABDA25 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 282 page
background image
66AK2E05, 66AK2E02
SPRS865D – NOVEMBER 2012 – REVISED MARCH 2015
www.ti.com
• System Resources
– Five Enhanced Direct Memory Access (EDMA)
Modules
– Three On-Chip PLLs
• Commercial Case Temperature:
– SmartReflex Automatic Voltage Scaling
– 0ºC to 85ºC
– Semaphore Module
• Extended Case Temperature:
– Thirteen 64-Bit Timers
– -40ºC to 100ºC
1.2
Applications
Avionics and Defense
Servers
Communications
Enterprise Networking
Industrial Automation
Cloud Infrastructure
Automation and Process Control
1.3
KeyStone II Architecture
TI's KeyStone II Multicore Architecture provides a unified platform for integrating RISC and DSP
processing cores along with both hardware/firmware based application-specific acceleration and high
performance I/Os. The KeyStone II Multicore Architecture is a proven device architecture to achieve the
full performance entitlement through the following major components: TeraNet, Multicore Shared Memory
Controller, Multicore Navigator, and HyperLink.
TeraNet is a multipoint to multipoint non-blocking switch fabric. Its distributed arbiter provides multiple
duplex communication channels in parallel between the master and slave ports without interference. The
priority based arbitration mechanism ensures the delivery of the critical traffic delivery in the system.
The Multicore Shared Memory Controller (MSMC) is the center of the KeyStone II memory architecture. It
provides multiple fast and high-bandwidth channels for processor cores to access DDR and minimizes the
access latency by directly connecting to the DDR. The MSMC also provides the flexibility to expand
processor cores with little impact at the device level. In addition, it provides multi-bank based fast on-chip
SRAM shared among processor cores and IOs. It also provides the I/O cache coherency for the device
when the Cortex-A15 processor core is integrated.
The Multicore Navigator provides a packet-based IPC mechanism among processing cores and packet
based peripherals. The hardware-managed queues supports multiple-in-multiple-out mode without using
mutex. Coupled with the packet-based DMA, the Multicore Navigator provides a highly efficient and
software-friendly tool to offload the processing core to achieve other critical tasks.
HyperLink provides a 50-GBaud chip-level interconnect that allows devices to work in tandem. Its low
latency, low overhead and high throughput makes it an ideal interface for chip-to-chip interconnections.
There are two generations of KeyStone architecture. The 66AK2E0x device is based on KeyStone II,
which integrates a Cortex-A15 processor CorePac.
1.4
Device Description
The 66AK2E0x is a high performance device based on TI's KeyStone II Multicore SoC Architecture,
incorporating the most performance-optimized Cortex-A15 processor single-core or quad-core CorePac
and C66x DSP core, that can run at a core speed of up to 1.4 GHz. TI's 66AK2E0x device enables a high
performance, power-efficient and easy to use platform for developers of a broad range of applications
such as enterprise grade networking end equipment, data center networking, avionics and defense,
medical imaging, test and automation.
TI's KeyStone II Architecture provides a programmable platform integrating various subsystems (for
example, ARM CorePac (Cortex-A15 Processor Quad Core CorePac), C66x CorePac, network
processing, and uses a queue-based communication system that allows the device resources to operate
efficiently and seamlessly. This unique device architecture also includes a TeraNet switch that enables the
wide mix of system elements, from programmable cores to high-speed IO, to each operate at maximum
efficiency with no blocking or stalling.
2
66AK2E0x Features and Description
Copyright © 2012–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: 66AK2E05 66AK2E02


Similar Part No. - 66AK2E05XABDA25

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
66AK2E05XABDA25 TI-66AK2E05XABDA25 Datasheet
1Mb / 282P
[Old version datasheet]   66AK2E0x Multicore DSPARM KeyStone II System-on-Chip (SoC)
More results

Similar Description - 66AK2E05XABDA25

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
66AK2E05 TI-66AK2E05_15 Datasheet
1Mb / 282P
[Old version datasheet]   66AK2E0x Multicore DSPARM KeyStone II System-on-Chip (SoC)
66AK2G12_1806 TI1-66AK2G12_1806 Datasheet
2Mb / 233P
[Old version datasheet]   Multicore DSPARM KeyStone II System-on-Chip (SoC)
66AK2H14 TI1-66AK2H14 Datasheet
8Mb / 351P
[Old version datasheet]   Multicore DSPARM KeyStone II System-on-Chip (SoC)
66AK2H14 TI1-66AK2H14_17 Datasheet
8Mb / 355P
[Old version datasheet]   Multicore DSPARM KeyStone II System-on-Chip (SoC)
66AK2H14 TI1-66AK2H14_18 Datasheet
2Mb / 329P
[Old version datasheet]   Multicore DSPARM KeyStone II System-on-Chip (SoC)
66AK2H14 TI1-66AK2H14_16 Datasheet
8Mb / 354P
[Old version datasheet]   Multicore DSPARM KeyStone II System-on-Chip (SoC)
66AK2G12 TI1-66AK2G12_18 Datasheet
2Mb / 230P
[Old version datasheet]   Multicore DSPARM KeyStone II System-on-Chip (SoC)
66AK2G02 TI1-66AK2G02_16 Datasheet
2Mb / 230P
[Old version datasheet]   Multicore DSPARM KeyStone II System-on-Chip (SoC)
66AK2G12 TI1-66AK2G12_19 Datasheet
2Mb / 232P
[Old version datasheet]   Multicore DSPArm KeyStone II System-on-Chip (SoC)
TCI6636K2H TI1-TCI6636K2H Datasheet
7Mb / 362P
[Old version datasheet]   Multicore DSPARM KeyStone II System-on-Chip (SoC)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com