Electronic Components Datasheet Search |
|
IDT71V124SA15Y Datasheet(PDF) 5 Page - Integrated Device Technology |
|
IDT71V124SA15Y Datasheet(HTML) 5 Page - Integrated Device Technology |
5 / 8 page 6.42 IDT71V124SA, 3.3V CMOS Static RAM 1 Meg (128K x 8-Bit) Center Power & Ground Pinout Commercial and Industrial Temperature Ranges 5 NOTES: 1. WE is HIGH for Read Cycle. 2. Device is continuously selected, CS is LOW. 3. Address must be valid prior to or coincident with the later of CS transition LOW; otherwise tAA is the limiting parameter. 4. OE is LOW. 5. Transition is measured ±200mV from steady state. Timing Waveform of Read Cycle No. 1(1) Timing Waveform of Read Cycle No. 2(1, 2, 4) ADDRESS 3873 drw 05 OE CS DATAOUT (5) (5) (5) (5) DATAOUT VALID HIGH IMPEDANCE tAA tRC tOE tACS tOLZ tCHZ tCLZ (3) tOHZ . DATAOUT ADDRESS 3873 drw 06 tRC tAA tOH tOH DATAOUT VALID PREVIOUS DATAOUT VALID . |
Similar Part No. - IDT71V124SA15Y |
|
Similar Description - IDT71V124SA15Y |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |