ICS93735 datasheet(6/7 Pages) ICST

Part #	ICS93735

Description	DDR Phase Lock Loop Zero Delay Clock Buffer

Download	7 Pages

Scroll/Zoom	100%

Manufacturer	ICST [Integrated Circuit Systems]

Direct Link	http://www.icst.com

Logo

6 / 7 page

6

ICS93735

0579E—08/06/03

Recommended Operation Conditions

TA = 0 - 70°C; Supply Voltage AVDD, VDD = 2.50V ± 0.20V (unless otherwise stated)

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

Analog / Core Supply Voltag

AVDD

2.3

2.5

2.7

V

Input Voltage Level

VIN

22.5

3

V

Output Differential Pair

Crossing Voltage

1.32

V

VOC

66/100/133/166MHz, VDD=2.50V

1.23

1.25

Timing Requirements

TA = 0 - 70°C; Supply Voltage AVDD, VDD = 2.50V (unless otherwise stated)

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

Operating Clock Frequency

1

freqop

Input Voltage level: 0-2.50V

22

340

MHz

Input Clock Duty Cycle

1

dtin

40

50

60

%

Clock Stabilization

1

tSTAB

from VDD = 2.5V to 1% target frequency

100

µs

1. Guaranteed by design, not 100% tested in production.

Switching Characteristics

TA = 0 - 70°C; Supply Voltage AVDD, VDD = 2.50V ± 0.20V (unless otherwise stated)

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

66 MHz

465263

100 / 125 / 133 MHz

27

33

40

Phase Error

1

tpe

100MHz, input clock 0-2.5V, 0.8ns rise/fall

-113

ps

Output to output Skew

1

Tskew

input clock 0-2.5V, 0.8ns rise/fall

66

98

ps

Low-to-high level Propagation

CLK_IN to any output,

Delay Time, Bypass Mode

1

100MHz, Load = 120 W / 12 pF

Pulse Skew

1

Tskew

ps

Duty Cycle (Sign Ended)

1,3

DC

no loads, 66 MHz to 167MHz

50.2

51.3

%

Rise Time

1

tR

Single-ended 20-80 %; Load=120W/12pF

400

490

622

ps

Fall Time

1

tF

Single-ended 20-80 %; Load=120W/12pF

435

579

711

ps

1. Guaranteed by design, not 100% tested in production.

2. Refers to transistion on non-inverting period.

3. While the pulse skew is almost constant over frequency, the duty cycle error increases at higher frequencies.

This is due to the formular: duty_cycle=twH/tC, where the cycle time (tC)decreases as the frequency increases.

Cycle to cycle Jitter

1,2

tc-c

ps

tPLH

3.67

3.68

ns

Similar Part No. - ICS93735

Manufacturer	Part #	Datasheet	Description
Renesas Technology Corp	ICS93735	160Kb / 9P	Low Cost DDR Phase Lock Loop Zero Delay Buffer 02/11/07
Renesas Technology Corp	ICS93735YFLF-T	160Kb / 9P	Low Cost DDR Phase Lock Loop Zero Delay Buffer 02/11/07

More results

Similar Description - ICS93735

Manufacturer	Part #	Datasheet	Description
Renesas Technology Corp	ICS93705	343Kb / 9P	DDR Phase Lock Loop Zero Delay Clock Buffer 2019
Integrated Circuit Syst...	ICS93705	65Kb / 7P	DDR Phase Lock Loop Zero Delay Clock Buffer
Integrated Device Techn...	ICS9P935	197Kb / 13P	DDR I/DDR II Phase Lock Loop Zero Delay Buffer
Integrated Device Techn...	9P935AFLF	197Kb / 13P	DDR I/DDR II Phase Lock Loop Zero Delay Buffer
Renesas Technology Corp	ICS9P935	330Kb / 14P	DDR I/DDR II Phase Lock Loop Zero Delay Buffer 2019
Renesas Technology Corp	ICS93732	313Kb / 9P	Low Cost DDR Phase Lock Loop Zero Delay Buffer 2019
Integrated Circuit Syst...	ICS93732	482Kb / 8P	Low Cost DDR Phase Lock Loop Zero Delay Buffer
	ICS93722	54Kb / 6P	Low Cost DDR Phase Lock Loop Zero Delay Buffer
	ICS93776	82Kb / 8P	Low Cost DDR Phase Lock Loop Zero Delay Buffer
Renesas Technology Corp	ICS93735	160Kb / 9P	Low Cost DDR Phase Lock Loop Zero Delay Buffer 02/11/07

More results

ICS93735 Datasheet(PDF) 6 Page - Integrated Circuit Systems

ICS93735 Datasheet(HTML) 6 Page - Integrated Circuit Systems

Similar Part No. - ICS93735

Similar Description - ICS93735

Html Pages

1 2 3 4 5 6 7

Datasheet Download

Link URL