Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ICS93732FLF-T Datasheet(PDF) 5 Page - Integrated Circuit Systems

Part # ICS93732FLF-T
Description  Low Cost DDR Phase Lock Loop Zero Delay Buffer
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ICST [Integrated Circuit Systems]
Direct Link  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS93732FLF-T Datasheet(HTML) 5 Page - Integrated Circuit Systems

  ICS93732FLF-T Datasheet HTML 1Page - Integrated Circuit Systems ICS93732FLF-T Datasheet HTML 2Page - Integrated Circuit Systems ICS93732FLF-T Datasheet HTML 3Page - Integrated Circuit Systems ICS93732FLF-T Datasheet HTML 4Page - Integrated Circuit Systems ICS93732FLF-T Datasheet HTML 5Page - Integrated Circuit Systems ICS93732FLF-T Datasheet HTML 6Page - Integrated Circuit Systems ICS93732FLF-T Datasheet HTML 7Page - Integrated Circuit Systems ICS93732FLF-T Datasheet HTML 8Page - Integrated Circuit Systems  
Zoom Inzoom in Zoom Outzoom out
 5 / 8 page
background image
5
ICS93732
0578H—02/19/04
1.
The ICS clock generator is a slave/receiver, I
2C component. It can read back the data stored in the latches
for verification. Read-Back will support Intel PIIX4 "Block-Read" protocol.
2.
The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
3.
The input is operating at 3.3V logic levels.
4.
The data byte format is 8 bit bytes.
5.
To simplify the clock generator I
2C interface, the protocol is set to use only "Block-Writes" from the controller.
The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any
complete byte has been transferred. The Command code and Byte count shown above must be sent, but the
data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
6.
At power-on, all registers are set to a default condition, as shown.
General I
2C serial interface information
The information in this section assumes familiarity with I
2C programming.
For more information, contact ICS for an I
2C programming application note.
How to Write:
• Controller (host) sends a start bit.
• Controller (host) sends the write address D4
(H)
• ICS clock will acknowledge
• Controller (host) sends a dummy command code
• ICS clock will acknowledge
• Controller (host) sends a dummy byte count
• ICS clock will acknowledge
• Controller (host) starts sending first byte (Byte 0)
through byte 6
• ICS clock will acknowledge each byte one at a time.
• Controller (host) sends a Stop bit
How to Read:
• Controller (host) will send start bit.
• Controller (host) sends the read address D5
(H)
• ICS clock will acknowledge
• ICS clock will send the byte count
• Controller (host) acknowledges
• ICS clock sends first byte (Byte 0) through byte 6
• Controller (host) will need to acknowledge each byte
• Controller (host) will send a stop bit
Notes:
Controller (Host)
ICS (Slave/Receiver)
Start Bit
Address
D4(H)
ACK
Dummy Command Code
ACK
Dummy Byte Count
ACK
Byte 0
ACK
Byte 1
ACK
Byte 2
ACK
Byte 3
ACK
Byte 4
ACK
Byte 5
ACK
Byte 6
ACK
Stop Bit
How to Write:
Controller (Host)
ICS (Slave/Receiver)
Start Bit
Address
D5(H)
ACK
Byte Count
ACK
Byte 0
ACK
Byte 1
ACK
Byte 2
ACK
Byte 3
ACK
Byte 4
ACK
Byte 5
ACK
Byte 6
ACK
Stop Bit
How to Read:


Similar Part No. - ICS93732FLF-T

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
ICS93732 RENESAS-ICS93732 Datasheet
313Kb / 9P
   Low Cost DDR Phase Lock Loop Zero Delay Buffer
2019
ICS93732YFLFT RENESAS-ICS93732YFLFT Datasheet
313Kb / 9P
   Low Cost DDR Phase Lock Loop Zero Delay Buffer
2019
More results

Similar Description - ICS93732FLF-T

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
ICS93732 RENESAS-ICS93732 Datasheet
313Kb / 9P
   Low Cost DDR Phase Lock Loop Zero Delay Buffer
2019
ICS93735 RENESAS-ICS93735 Datasheet
160Kb / 9P
   Low Cost DDR Phase Lock Loop Zero Delay Buffer
02/11/07
93722 RENESAS-93722 Datasheet
240Kb / 8P
   Low Cost DDR Phase Lock Loop Zero Delay Buffer
REV G 10/05/10
logo
Integrated Circuit Syst...
ICS93722 ICST-ICS93722 Datasheet
54Kb / 6P
   Low Cost DDR Phase Lock Loop Zero Delay Buffer
ICS93776 ICST-ICS93776 Datasheet
82Kb / 8P
   Low Cost DDR Phase Lock Loop Zero Delay Buffer
logo
Renesas Technology Corp
ICS93705 RENESAS-ICS93705 Datasheet
343Kb / 9P
   DDR Phase Lock Loop Zero Delay Clock Buffer
2019
logo
Integrated Circuit Syst...
ICS93735 ICST-ICS93735 Datasheet
126Kb / 7P
   DDR Phase Lock Loop Zero Delay Clock Buffer
ICS93705 ICST-ICS93705 Datasheet
65Kb / 7P
   DDR Phase Lock Loop Zero Delay Clock Buffer
logo
Integrated Device Techn...
ICS9P935 IDT-ICS9P935 Datasheet
197Kb / 13P
   DDR I/DDR II Phase Lock Loop Zero Delay Buffer
9P935AFLF IDT-9P935AFLF Datasheet
197Kb / 13P
   DDR I/DDR II Phase Lock Loop Zero Delay Buffer
More results


Html Pages

1 2 3 4 5 6 7 8


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com