Electronic Components Datasheet Search |
|
ADC12041CIMSA Datasheet(PDF) 3 Page - National Semiconductor (TI) |
|
|
ADC12041CIMSA Datasheet(HTML) 3 Page - National Semiconductor (TI) |
3 / 28 page Pin Descriptions PLCC and Pin SSOP Pkg. Name Description Pin Number 5 6 V IN+ V IN− The analog ADC inputs. V IN+ is the non-inverting (positive) input and VIN− is the inverting (negative) input into the ADC. 10 V REF+ Positive reference input. The operating voltage range for this input is 1V ≤ V REF+ ≤ VA+ (see Figure 3 and Figure 4). This pin should be bypassed to AGND at least with a parallel combination of a 10 µF and a 0.1 µF (ceramic) capacitor. The capacitors should be placed as close to the part as possible. 9V REF− Negative reference input. The operating voltage range for this input is 0V ≤ V REF− ≤ VREF+ −1 (see Figure 3 and Figure 4). This pin should be bypassed to AGND at least with a parallel combination of a 10 µF and a 0.1 µF (ceramic) capacitor. The capacitors should be placed as close to the part as possible. 4 WMODE The logic state of this pin at power-up determines which edge of the write signal (WR ) will latch in data from the data bus. If tied low, the ADC12041 will latch in data on the rising edge of the WR signal. If tied to a logic high, data will be latched in on the falling edge of the WR signal. The state of this pin should not be changed after power-up. 27 SYNC The SYNC pin can be programmed as an input or an output. The Configuration register’s bit b4 controls the function of this pin. When programmed as an input pin (b4 = 1), a rising edge on this pin causes the ADC’s sample-and-hold to hold the analog input signal and begin conversion. When programmed as an output pin (b4 = 0), the SYNC pin goes high when a conversion begins and returns low when completed. 12–20 23–26 D0–D8 D9–D12 13-bit Data bus of the ADC12041. D12 is the most significant bit and D0 is the least significant. The BW(bus width) bit of the Configuration register (b3) selects between an 8-bit or 13-bit data bus width. When the BW bit is cleared (BW = 0), D7–D0 are active and D12–D8 are always in TRI-STATE® . When the BW bit is set (BW = 1), D12–D0 are active. 28 CLK The clock input pin used to drive the ADC12041. The operating range is 0.05 MHz to 12 MHz. 1WR WR is the active low WRITE control input pin. A logic low on this pin and the CS will enable the input buffers of the data pins D12–D0. The signal at this pin is used by the ADC12041 to latch in data on D12–D0. The sense of the WMODE pin at power-up will determine which edge of the WR signal the ADC12041 will latch in data. See WMODE pin description. 2RD RD is the active low read control input pin. A logic low on this pin and CS will enable the active output buffers to drive the data bus. 3CS CS is the active low Chip Select input pin. Used in conjunction with the WR and RD signals to control the active data bus input/output buffers of the data bus. 11 RDY RDY is an active low output pin. The signal at this pin indicates when a requested function has begun or ended. Refer to section Functional Description and the digital timing diagrams for more detail. 7V A+ Analog supply input pin. The device operating supply voltage range is +5V ± 10%. Accuracy is guaranteed only if the V A+ and VD+ are connected to the same potential. This pin should be bypassed to AGND with a parallel combination of a 10 µF and a 0.1 µF (ceramic) capacitor. The capacitors should be placed as close to the supply pins of the part as possible. 8 AGND Analog ground pin. This is the device’s analog supply ground connection. It should be connected through a low resistance and low inductance ground return to the system power supply. 21 V D+ Digital supply input pins. The device operating supply voltage range is +5V ± 10%. Accuracy is guaranteed only if the V A+ and VD+ are connected to the same potential. This pin should be bypassed to DGND with a parallel combination of a 10 µF and a 0.1 µF (ceramic) capacitor. The capacitors should be placed as close to the supply pins of the part as possible. 22 DGND Digital ground pin. This is the device’s digital supply ground connection. It should be connected through a low resistance and low inductance ground return to the system power supply. www.national.com 3 |
Similar Part No. - ADC12041CIMSA |
|
Similar Description - ADC12041CIMSA |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |