Unused Input

Input

Output

Output

Input

Unused Input

Frequency (MHz)

0

20

40

60

80

0

1

2

3

4

5

6

7

8

9

10

D003

V

1.8 V

CC

V

V

V

11

SN74LVC2G125

www.ti.com

SCES204P – APRIL 1999 – REVISED JANUARY 2016

Product Folder Links: SN74LVC2G125

Submit Documentation Feedback

Copyright © 1999–2016, Texas Instruments Incorporated

Typical Application (continued)

9.2.3 Application Curves

10 Power Supply Recommendations

The power supply can be any voltage between the min and max supply voltage rating located in the

Recommended Operating Conditions table.

supply a 0.1-

capacitor is recommended for each power pin. It is ok to parallel multiple bypass caps to reject different

frequencies of noise. 0.1-

μF and 1-μF capacitors are commonly used in parallel. The bypass capacitor should be

installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of

digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used,

or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the

undefined voltages at the outside connections result in undefined operational states.

Specified in Figure 6 are rules that must be observed under all circumstances. All unused inputs of digital logic

devices must be connected to a high or low bias to prevent them from floating. The logic level that should be

applied to any particular unused input depends on the function of the device. Generally they will be tied to GND

11.2 Layout Example

Figure 6. Layout Diagram