Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HYB18T1G160AFL-3S Datasheet(PDF) 3 Page - Infineon Technologies AG

Part # HYB18T1G160AFL-3S
Description  1 Gbit DDR2 SDRAM
Download  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

HYB18T1G160AFL-3S Datasheet(HTML) 3 Page - Infineon Technologies AG

  HYB18T1G160AFL-3S Datasheet HTML 1Page - Infineon Technologies AG HYB18T1G160AFL-3S Datasheet HTML 2Page - Infineon Technologies AG HYB18T1G160AFL-3S Datasheet HTML 3Page - Infineon Technologies AG HYB18T1G160AFL-3S Datasheet HTML 4Page - Infineon Technologies AG HYB18T1G160AFL-3S Datasheet HTML 5Page - Infineon Technologies AG HYB18T1G160AFL-3S Datasheet HTML 6Page - Infineon Technologies AG HYB18T1G160AFL-3S Datasheet HTML 7Page - Infineon Technologies AG HYB18T1G160AFL-3S Datasheet HTML 8Page - Infineon Technologies AG HYB18T1G160AFL-3S Datasheet HTML 9Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 89 page
background image
HYB18T1G400/800/160AF
1Gb DDR2 SDRAM
INFINEON Technologies
Page 3
Rev. 1.02 May 2004
Rainer.Weidlich@Infineon.com
Features
High Performance:
• 1.8V ± 0.1V Power Supply
1.8 V ± 0.1V (SSTL_18) compatible) I/O
• DRAM organisations with 4, 8 and 16 data in/outputs
• Double Data Rate architecture: two data transfers per
clock cycle, eight internal banks for concurrent operation
•CAS Latency: 3, 4 and 5
• Burst Length: 4 and 8
Speed Sorts
-5
DDR2
-400
-3.7
DDR2
-533
-3S
DDR2
-667
-3
DDR2
-667
Units
Bin (CL-tRCD-TRP)
3-3-3 4-4-4 5-5-5 4-4-4
tck
max. Clock Frequency
200
266
333
MHz
Data Rate
400
533
667
Mb/s/pin
CAS Latency (CL)
3454
tck
tRCD
15
15
15
12
ns
tRP
15151512
ns
tRAS
40
45
45
45
ns
tRC
55606057
ns
• Differential clock inputs (CK and CK)
• Bi-directional, differential data strobes (DQS and DQS) are
transmitted / received with data. Edge aligned with
read data and center-aligned with write data
• DLL aligns DQ and DQS transitions with clock
•DQS can be disabled for single-ended data strobe opera-
tion
• Commands entered on each positive clock edge, data and
data mask are referenced to both edges of DQS
• Data masks (DM) for write data
•Posted CAS by programmable additive latency for better
command and data bus efficiency
• Off-Chip-Driver impedance adjustment (OCD) and On-Die-
Termination (ODT) for better signal quality.
• Auto-Precharge operation for read and write bursts
• Auto-Refresh, Self-Refresh and power saving Power-
Down modes
• Average Refresh Period 7.8µs at a TCASE lower than
85oC, 3.9µs between 85oC and 95oC
• Strong and Weak Strength Data-Output Driver
• 1k page size for x 4 & x 8,
2k page size for x16
Lead-free Packages:
68 pin FBGA for x4 & x8 components
92 pin FBGA for x16 components
1.0 Description
The 1Gb Double-Data-Rate-2 (DDR2) DRAMs are high-speed
CMOS Double Data Rate 2 Synchronous DRAM devices con-
taining 1,073,741,824 bits and is internally configured as a
octal-bank DRAM. The 1Gb chip is organized as either 32Mbit
x 4 I/O x 8 banks, 16Mbit x 8 I/O x 8 banks or 8Mbit x 16 I/O x 8
banks device. These synchronous devices achieve high speed
double-data-rate transfer rates of up to 667 Mb/sec/pin for gen-
eral applications.
The chip is designed to comply with all key DDR2 DRAM key
features: (1) posted CAS with additive latency, (2) write latency
= read latency -1, (3) normal and weak strength data-output
driver, (4) Off-Chip Driver (OCD) impedance adjustment and
(5) an ODT (On-Die Termination) function.
All of the control and address inputs are synchronized with a
pair of externally supplied differential clocks. Inputs are latched
at the cross point of differential clocks (CK rising and CK fall-
ing). All I/Os are synchronized with a single ended DQS or dif-
ferential (DQS, DQS) pair in a source synchronous fashion. A
17 bit address bus for x 4 and x 8 organised components and a
16 bit address bus for x16 components is used to convey row,
column and bank address information in a RAS / CAS multi-
plexing style.
The DDR2 devices operate with a 1.8V +/-0.1V power supply
and are available in FBGA packages.
An Auto-Refresh and Self-Refresh mode is provided along with
various power-saving power-down modes.
The functionality described and the timing specifications
included in this data sheet are for the DLL Enabled mode of
operation.
.
DATASHEET Rev. 1.02 (05.04)


Similar Part No. - HYB18T1G160AFL-3S

ManufacturerPart #DatasheetDescription
logo
Qimonda AG
HYB18T1G160BC-2.5 QIMONDA-HYB18T1G160BC-2.5 Datasheet
3Mb / 74P
   1-Gbit Double-Data-Rate-Two SDRAM
HYB18T1G160BC-2.5F QIMONDA-HYB18T1G160BC-2.5F Datasheet
3Mb / 74P
   1-Gbit Double-Data-Rate-Two SDRAM
HYB18T1G160BC-3 QIMONDA-HYB18T1G160BC-3 Datasheet
3Mb / 74P
   1-Gbit Double-Data-Rate-Two SDRAM
HYB18T1G160BC-3.7 QIMONDA-HYB18T1G160BC-3.7 Datasheet
3Mb / 74P
   1-Gbit Double-Data-Rate-Two SDRAM
HYB18T1G160BC-3S QIMONDA-HYB18T1G160BC-3S Datasheet
3Mb / 74P
   1-Gbit Double-Data-Rate-Two SDRAM
More results

Similar Description - HYB18T1G160AFL-3S

ManufacturerPart #DatasheetDescription
logo
Qimonda AG
HYB18TC1G800AF QIMONDA-HYB18TC1G800AF Datasheet
2Mb / 54P
   1-Gbit DDR2 SDRAM
logo
Maxwell Technologies
72SD3232B MAXWELL-72SD3232B Datasheet
601Kb / 41P
   1 Gbit SDRAM
logo
Microchip Technology
SAMA5D2 MICROCHIP-SAMA5D2 Datasheet
1Mb / 56P
   SAMA5D2 System in Package (SIP) MPU with up to 1 Gbit DDR2 SDRAM or 2 Gbit LPDDR2 SDRAM
2021
logo
Winbond
W641GG2JB WINBOND-W641GG2JB Datasheet
1Mb / 109P
   1-Gbit GDDR3 Graphics SDRAM
logo
Qimonda AG
HYB18T1G400BF-2.5F QIMONDA-HYB18T1G400BF-2.5F Datasheet
3Mb / 70P
   1-Gbit Double-Data-Rate-Two SDRAM
HYB18T1G400BF QIMONDA-HYB18T1G400BF_07 Datasheet
3Mb / 74P
   1-Gbit Double-Data-Rate-Two SDRAM
HYB18TC1G800BF QIMONDA-HYB18TC1G800BF_07 Datasheet
3Mb / 65P
   1-Gbit Double-Data-Rate-Two SDRAM
logo
Micron Technology
MT47H256M4 MICRON-MT47H256M4 Datasheet
9Mb / 131P
   DDR2 SDRAM
MT47H64M16BT-37EA MICRON-MT47H64M16BT-37EA Datasheet
9Mb / 134P
   DDR2 SDRAM
MT47H32M16HR-25E MICRON-MT47H32M16HR-25E Datasheet
9Mb / 132P
   DDR2 SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com