Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HYB25D512800AT-6 Datasheet(PDF) 9 Page - Infineon Technologies AG

Part # HYB25D512800AT-6
Description  512Mbit Double Data Rate SDRAM
Download  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

HYB25D512800AT-6 Datasheet(HTML) 9 Page - Infineon Technologies AG

Back Button HYB25D512800AT-6 Datasheet HTML 5Page - Infineon Technologies AG HYB25D512800AT-6 Datasheet HTML 6Page - Infineon Technologies AG HYB25D512800AT-6 Datasheet HTML 7Page - Infineon Technologies AG HYB25D512800AT-6 Datasheet HTML 8Page - Infineon Technologies AG HYB25D512800AT-6 Datasheet HTML 9Page - Infineon Technologies AG HYB25D512800AT-6 Datasheet HTML 10Page - Infineon Technologies AG HYB25D512800AT-6 Datasheet HTML 11Page - Infineon Technologies AG HYB25D512800AT-6 Datasheet HTML 12Page - Infineon Technologies AG HYB25D512800AT-6 Datasheet HTML 13Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 76 page
background image
Data Sheet
9
Rev. 1.0, 2004-03
HYB25D512[16/40/80]0AT–[6/7/7F]
Pin Configuration
Table 3
Input/Output Functional Description
Symbol
Type
Function
CK, CK
Input
Clock: CK and CK are differential clock inputs. All address and control input signals
are sampled on the crossing of the positive edge of CK and negative edge of CK.
Output (read) data is referenced to the crossings of CK and CK (both directions of
crossing).
CKE
Input
Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals
and device input buffers and output drivers. Taking CKE Low provides Precharge
Power-Down and Self Refresh operation (all banks idle), or Active Power-Down (row
Active in any bank). CKE is synchronous for power down entry and exit, and for self
refresh entry. CKE is asynchronous for self refresh exit. CKE must be maintained
high throughout read and write accesses. Input buffers, excluding CK, CK and CKE
are disabled during power-down. Input buffers, excluding CKE, are disabled during
self refresh.
CS
Input
Chip Select: All commands are masked when CS is registered HIGH. CS provides
for external bank selection on systems with multiple banks. CS is considered part of
the command code. The standard pinout includes one CS pin.
RAS, CAS, WE Input
Command Inputs: RAS, CAS and WE (along with CS) define the command being
entered.
DM
Input
Input Data Mask: DM is an input mask signal for write data. Input data is masked
when DM is sampled HIGH coincident with that input data during a Write access. DM
is sampled on both edges of DQS. Although DM pins are input only, the DM loading
matches the DQ and DQS loading. LDM and UDM are the input mask signals for
×16
components and control the lower or upper bytes. For
×8 components the data mask
function is disabled, when RDQS / RQDS are enabled by EMRS(1) command.
BA0, BA1
Input
Bank Address Inputs: BA0 and BA1 define to which bank an Active, Read, Write or
Precharge command is being applied. BA0 and BA1 also determines if the mode
register or extended mode register is to be accessed during a MRS or EMRS cycle.
A0 - A12
Input
Address Inputs: Provide the row address for Active commands, and the column
address and Auto Precharge bit for Read/Write commands, to select one location out
of the memory array in the respective bank. A10 is sampled during a Precharge
command to determine whether the Precharge applies to one bank (A10 LOW) or all
banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA0,
BA1. The address inputs also provide the op-code during a Mode Register Set
command.
DQ
Input/
Output
Data Input/Output: Data bus.
DQS, (DQS)
LDQS, (LDQS),
UDQS,(UDQS)
Input/
Output
Data Strobe: output with read data, input with write data. Edge aligned with read
data, centered with write data. For the
×16, LDQS corresponds to the data on
LDQ[0:7]; UDQS corresponds to the data on UDQ[0:7]. The data strobes DQS,
LDQS, UDQS may be used in single ended mode or paired with the optional
complementary signals DQS, LDQS, UDQS to provide differential pair signaling to
the system during both reads and writes. An EMRS(1) control bit enables or disables
the complementary data strobe signals.
N.C.
No Connect: No internal electrical connection is present.
V
DDQ
Supply
DQ Power Supply: 2.5 V
± 0.2 V.
V
SSQ
Supply
DQ Ground
V
DD
Supply
Power Supply: 2.5 V
± 0.2 V.
V
SS
Supply
Ground
V
REF
Supply
SSTL_2 Reference Voltage: (
V
DDQ /2)


Similar Part No. - HYB25D512800AT-6

ManufacturerPart #DatasheetDescription
logo
Infineon Technologies A...
HYB25D512800BC-5 INFINEON-HYB25D512800BC-5 Datasheet
3Mb / 90P
   512Mbit Double Data Rate SDRAM
Rev. 1.2, June 2004
logo
Qimonda AG
HYB25D512800BC-5 QIMONDA-HYB25D512800BC-5 Datasheet
2Mb / 38P
   512-Mbit Double-Data-Rate SDRAM
logo
Infineon Technologies A...
HYB25D512800BC-6 INFINEON-HYB25D512800BC-6 Datasheet
3Mb / 90P
   512Mbit Double Data Rate SDRAM
Rev. 1.2, June 2004
logo
Qimonda AG
HYB25D512800BC-6 QIMONDA-HYB25D512800BC-6 Datasheet
2Mb / 38P
   512-Mbit Double-Data-Rate SDRAM
logo
Infineon Technologies A...
HYB25D512800BE-5 INFINEON-HYB25D512800BE-5 Datasheet
3Mb / 90P
   512Mbit Double Data Rate SDRAM
Rev. 1.2, June 2004
More results

Similar Description - HYB25D512800AT-6

ManufacturerPart #DatasheetDescription
logo
Infineon Technologies A...
HYB25D512800BT INFINEON-HYB25D512800BT Datasheet
3Mb / 90P
   512Mbit Double Data Rate SDRAM
Rev. 1.2, June 2004
logo
List of Unclassifed Man...
VDD7616A4A ETC-VDD7616A4A Datasheet
548Kb / 9P
   DOUBLE DATA RATE SDRAM
logo
A-Data Technology
ADD8616A8A A-DATA-ADD8616A8A Datasheet
545Kb / 9P
   DOUBLE DATA RATE SDRAM
Rev 2 April, 2002
logo
List of Unclassifed Man...
VDD8616A8A ETC1-VDD8616A8A Datasheet
500Kb / 9P
   Double Data Rate SDRAM
logo
Eorex Corporation
EM42CM1684RTA EOREX-EM42CM1684RTA_15 Datasheet
405Kb / 22P
   Double DATA RATE SDRAM
EM42BM3284LBA EOREX-EM42BM3284LBA_15 Datasheet
724Kb / 24P
   Double DATA RATE SDRAM
logo
A-Data Technology
ADD8608A8A A-DATA-ADD8608A8A Datasheet
549Kb / 9P
   Double Data Rate SDRAM
Rev 2 April, 2002
logo
Eorex Corporation
EM42AM1684RTC EOREX-EM42AM1684RTC_15 Datasheet
345Kb / 21P
   Double DATA RATE SDRAM
EM42BM1684RTC EOREX-EM42BM1684RTC_15 Datasheet
474Kb / 23P
   Double DATA RATE SDRAM
EM428M1644RTA EOREX-EM428M1644RTA_15 Datasheet
341Kb / 20P
   Double DATA RATE SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com