Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

EFM32WG295F128-BGA120 Datasheet(PDF) 4 Page - Silicon Laboratories

Part # EFM32WG295F128-BGA120
Description  Output state retention and wake-up from Shutoff Mode
Download  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SILABS [Silicon Laboratories]
Direct Link  http://www.silabs.com
Logo SILABS - Silicon Laboratories

EFM32WG295F128-BGA120 Datasheet(HTML) 4 Page - Silicon Laboratories

  EFM32WG295F128-BGA120 Datasheet HTML 1Page - Silicon Laboratories EFM32WG295F128-BGA120 Datasheet HTML 2Page - Silicon Laboratories EFM32WG295F128-BGA120 Datasheet HTML 3Page - Silicon Laboratories EFM32WG295F128-BGA120 Datasheet HTML 4Page - Silicon Laboratories EFM32WG295F128-BGA120 Datasheet HTML 5Page - Silicon Laboratories EFM32WG295F128-BGA120 Datasheet HTML 6Page - Silicon Laboratories EFM32WG295F128-BGA120 Datasheet HTML 7Page - Silicon Laboratories EFM32WG295F128-BGA120 Datasheet HTML 8Page - Silicon Laboratories EFM32WG295F128-BGA120 Datasheet HTML 9Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 82 page
background image
...the world's most energy friendly microcontrollers
2014-06-13 - EFM32WG295FXX - d0189_Rev1.40
4
www.silabs.com
2.1.3 Memory System Controller (MSC)
The Memory System Controller (MSC) is the program memory unit of the EFM32WG microcontroller.
The flash memory is readable and writable from both the Cortex-M4 and DMA. The flash memory is
divided into two blocks; the main block and the information block. Program code is normally written to
the main block. Additionally, the information block is available for special user data and flash lock bits.
There is also a read-only page in the information block containing system and device calibration data.
Read and write operations are supported in the energy modes EM0 and EM1.
2.1.4 Direct Memory Access Controller (DMA)
The Direct Memory Access (DMA) controller performs memory operations independently of the CPU.
This has the benefit of reducing the energy consumption and the workload of the CPU, and enables
the system to stay in low energy modes when moving for instance data from the USART to RAM or
from the External Bus Interface to a PWM-generating timer. The DMA controller uses the PL230 µDMA
controller licensed from ARM.
2.1.5 Reset Management Unit (RMU)
The RMU is responsible for handling the reset functionality of the EFM32WG.
2.1.6 Energy Management Unit (EMU)
The Energy Management Unit (EMU) manage all the low energy modes (EM) in EFM32WG microcon-
trollers. Each energy mode manages if the CPU and the various peripherals are available. The EMU
can also be used to turn off the power to unused SRAM blocks.
2.1.7 Clock Management Unit (CMU)
The Clock Management Unit (CMU) is responsible for controlling the oscillators and clocks on-board the
EFM32WG. The CMU provides the capability to turn on and off the clock on an individual basis to all
peripheral modules in addition to enable/disable and configure the available oscillators. The high degree
of flexibility enables software to minimize energy consumption in any specific application by not wasting
power on peripherals and oscillators that are inactive.
2.1.8 Watchdog (WDOG)
The purpose of the watchdog timer is to generate a reset in case of a system failure, to increase appli-
cation reliability. The failure may e.g. be caused by an external event, such as an ESD pulse, or by a
software failure.
2.1.9 Peripheral Reflex System (PRS)
The Peripheral Reflex System (PRS) system is a network which lets the different peripheral module
communicate directly with each other without involving the CPU. Peripheral modules which send out
Reflex signals are called producers. The PRS routes these reflex signals to consumer peripherals which
apply actions depending on the data received. The format for the Reflex signals is not given, but edge
triggers and other functionality can be applied by the PRS.
2.1.10 External Bus Interface (EBI)
The External Bus Interface provides access to external parallel interface devices such as SRAM, FLASH,
ADCs and LCDs. The interface is memory mapped into the address bus of the Cortex-M4. This enables
seamless access from software without manually manipulating the IO settings each time a read or write
is performed. The data and address lines are multiplexed in order to reduce the number of pins required
to interface the external devices. The timing is adjustable to meet specifications of the external devices.
The interface is limited to asynchronous devices.


Similar Part No. - EFM32WG295F128-BGA120

ManufacturerPart #DatasheetDescription
logo
Silicon Laboratories
EFM32WG295F128-BGA120 SILABS-EFM32WG295F128-BGA120 Datasheet
282Kb / 4P
   Updated specifications based on the results of additional silicon characterization
More results

Similar Description - EFM32WG295F128-BGA120

ManufacturerPart #DatasheetDescription
logo
Silicon Laboratories
EFM32LG232 SILABS-EFM32LG232 Datasheet
1Mb / 75P
   Output state retention and wake-up from Shutoff Mode
EFM32TG840 SILABS-EFM32TG840 Datasheet
2Mb / 70P
   Output state retention and wake-up from Shutoff Mode
EFM32WG280 SILABS-EFM32WG280 Datasheet
2Mb / 82P
   Output state retention and wake-up from Shutoff Mode
EFM32WG290 SILABS-EFM32WG290 Datasheet
2Mb / 82P
   Output state retention and wake-up from Shutoff Mode
EFM32ZG222 SILABS-EFM32ZG222 Datasheet
1Mb / 70P
   Output state retention and wake-up from Shutoff Mode
EFM32LG880 SILABS-EFM32LG880 Datasheet
2Mb / 85P
   Output state retention and wake-up from Shutoff Mode
EFM32GG942 SILABS-EFM32GG942 Datasheet
1Mb / 74P
   Output state retention and wake-up from Shutoff Mode
EFM32HG222 SILABS-EFM32HG222 Datasheet
1Mb / 70P
   Output state retention and wake-up from Shutoff Mode
EFM32WG330 SILABS-EFM32WG330 Datasheet
1Mb / 76P
   Output state retention and wake-up from Shutoff Mode
EFM32LG360 SILABS-EFM32LG360 Datasheet
1Mb / 75P
   Output state retention and wake-up from Shutoff Mode
EFM32HG210 SILABS-EFM32HG210 Datasheet
1Mb / 69P
   Output state retention and wake-up from Shutoff Mode
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com