Electronic Components Datasheet Search |
|
EFM8BB10F8G-A-QFN20 Datasheet(PDF) 5 Page - Silicon Laboratories |
|
EFM8BB10F8G-A-QFN20 Datasheet(HTML) 5 Page - Silicon Laboratories |
5 / 46 page 3.2 Power All internal circuitry draws power from the VDD supply pin. External I/O pins are powered from the VIO supply voltage (or VDD on devi- ces without a separate VIO connection), while most of the internal circuitry is supplied by an on-chip LDO regulator. Control over the device power can be achieved by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers and serial buses, have their clocks gated off and draw little power when they are not in use. Table 3.1. Power Modes Power Mode Details Mode Entry Wake-Up Sources Normal Core and all peripherals clocked and fully operational — — Idle • Core halted • All peripherals clocked and fully operational • Code resumes execution on wake event Set IDLE bit in PCON0 Any interrupt Shutdown • All internal power nets shut down • Pins retain state • Exit on pin or power-on reset 1. Set STOPCF bit in REG0CN 2. Set STOP bit in PCON0 • RSTb pin reset • Power-on reset 3.3 I/O Digital and analog resources are externally available on the device’s multi-purpose I/O pins. Port pins P0.0-P1.7 can be defined as gen- eral-purpose I/O (GPIO), assigned to one of the internal digital resources through the crossbar or dedicated channels, or assigned to an analog function. Port pins P2.0 and P2.1 can be used as GPIO. Additionally, the C2 Interface Data signal (C2D) is shared with P2.0. • Up to 18 multi-functions I/O pins, supporting digital and analog functions. • Flexible priority crossbar decoder for digital peripheral assignment. • Two drive strength settings for each port. • Two direct-pin interrupt sources with dedicated interrupt vectors (INT0 and INT1). • Up to 16 direct-pin interrupt sources with shared interrupt vector (Port Match). 3.4 Clocking The CPU core and peripheral subsystem may be clocked by both internal and external oscillator resources. By default, the system clock comes up running from the 24.5 MHz oscillator divided by 8. • Provides clock to core and peripherals. • 24.5 MHz internal oscillator (HFOSC0), accurate to ±2% over supply and temperature corners. • 80 kHz low-frequency oscillator (LFOSC0). • External CMOS clock input (EXTCLK). • Clock divider with eight settings for flexible clock scaling: Divide the selected clock source by 1, 2, 4, 8, 16, 32, 64, or 128. EFM8BB1 Data Sheet System Overview silabs.com | Smart. Connected. Energy-friendly. Rev. 1.1 | 4 |
Similar Part No. - EFM8BB10F8G-A-QFN20 |
|
Similar Description - EFM8BB10F8G-A-QFN20 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |