Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

SP5769AKGMP1T Datasheet(PDF) 4 Page - Mitel Networks Corporation

Part # SP5769AKGMP1T
Description  3GHz I2C Bus Synthesiser
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MITEL [Mitel Networks Corporation]
Direct Link  http://www.mitel.com
Logo MITEL - Mitel Networks Corporation

SP5769AKGMP1T Datasheet(HTML) 4 Page - Mitel Networks Corporation

  SP5769AKGMP1T Datasheet HTML 1Page - Mitel Networks Corporation SP5769AKGMP1T Datasheet HTML 2Page - Mitel Networks Corporation SP5769AKGMP1T Datasheet HTML 3Page - Mitel Networks Corporation SP5769AKGMP1T Datasheet HTML 4Page - Mitel Networks Corporation SP5769AKGMP1T Datasheet HTML 5Page - Mitel Networks Corporation SP5769AKGMP1T Datasheet HTML 6Page - Mitel Networks Corporation SP5769AKGMP1T Datasheet HTML 7Page - Mitel Networks Corporation SP5769AKGMP1T Datasheet HTML 8Page - Mitel Networks Corporation SP5769AKGMP1T Datasheet HTML 9Page - Mitel Networks Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 11 page
background image
4
SP5769
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
R3
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
R2
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
R1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
R0
Division ratio
byte data is retained. To facilitate smooth fine tuning, the
frequency data bytes are only accepted by the device after
all 15 bits of frequency data have been received, or after
the generation of a STOP condition.
Read mode
When the device is in read mode, the status byte read
from the device takes the form shown in Table 3.
Bit 1 (POR) is the power-on reset indicator, and this is set
to a logic ‘1’ if the VCC supply to the device has dropped
below 3V (at 25
°C ), e.g. when the device is initially turned
on. The POR is reset to ‘0’ when the read sequence is
terminated by a STOP command. When POR is set high
this indicates the programmed information may be
corrupted and the device reset to power up condition.
Bit 2 (FL) indicates whether the device is phase locked, a
logic’1’is present if the device is locked, and a logic ‘0’ if it
is not.
Programable features
G RF programmable divider Function as described
above.
G Reference programmable divider Function as
described above.
G Charge pump current The charge pump current can
be programmed by bits C1 and C0 within data byte 5,
as defined in Table 6.
G Test mode The test modes are invoked by setting bit
T2 = 1, with selected test modes as defined by bits T1
and T0 as described in Table 5. Clock input on crystal
and RF input pins are required to invoke FL test modes.
G Reference/Comparison frequency output The
reference frequency fREF or comparison frequency fCOMP
can be switched to the REF/COMP output, function as
defined in Table 7. RE and RS default to logic’1’during
device power up, thus enabling the comparison
frequency fCOMP at the REF/COMP output.
Write mode
With reference to Table 2, bytes 2 and 3 contain frequency
information bits 214-20 inclusive. Bytes 4 and 5 control the
reference divider ratio (see Table 1), charge pump setting
(see Table 6), REF/COMP output (see Table 7), output
ports and test modes (see Table 5).
After reception and acknowledgement of a correct address
(byte 1), the first bit of the following byte determines whether
the byte is interpreted as a byte 2 or 4, a logic ‘0’ indicating
byte 2, and a logic ‘1’ indicating byte 4. Having interpreted
this byte as either byte 2 or 4, the following data byte will
be interpreted as byte 3 or 5 respectively. Having received
two complete data bytes, additional data bytes can be
entered, where byte interpretation follows the same
procedure, without re-addressing the device. This
procedure continues until a STOP condition is received.
The STOP condition can be generated after any data byte,
if however it occurs during a byte transmission, the previous
Table 1 Reference division ratios
2
4
8
16
32
64
128
256
24
5
10
20
40
80
160
320
Address
Programmable divider
Programmable divider
Control data
Control data
1
0
27
1
C1
Byte 1
Byte 2
Byte 3
Byte 4
Byte 5
1
214
26
T2
C0
0
213
25
T1
RE
0
212
24
T0
RS
0
211
23
R3
P3
MA1
210
22
R2
P2
MA0
29
21
R1
P1
0
28
20
R0
P0
A
A
A
A
A
Table 2 Write data format (MSB transmitted first)
MSB
LSB
A
Acknowledge bit
MA1, MA0
Variable address bits (see Table 4)
214-20
Programmable division ratio control bits
R3-R0
Reference division ratio select (see Table 1)
C1, C0
Charge pump current select (see Table 6)
RE
Reference oscillator output enable
RS
REF/COMP output select when RE=1 (see Table 7)
T2-T0
Test mode control bits (see Table 5)
P3-P0
P3, P2, P1 and P0 port output states


Similar Part No. - SP5769AKGMP1T

ManufacturerPart #DatasheetDescription
logo
Zarlink Semiconductor I...
SP5768 ZARLINK-SP5768 Datasheet
104Kb / 10P
   3.0 GHz Low Phase Noise Frequency Synthesiser
SP5768KG ZARLINK-SP5768KG Datasheet
104Kb / 10P
   3.0 GHz Low Phase Noise Frequency Synthesiser
SP5768MP1S ZARLINK-SP5768MP1S Datasheet
104Kb / 10P
   3.0 GHz Low Phase Noise Frequency Synthesiser
SP5768MP1T ZARLINK-SP5768MP1T Datasheet
104Kb / 10P
   3.0 GHz Low Phase Noise Frequency Synthesiser
More results

Similar Description - SP5769AKGMP1T

ManufacturerPart #DatasheetDescription
logo
Mitel Networks Corporat...
SP5669 MITEL-SP5669 Datasheet
237Kb / 15P
   2.7GHz I2C Bus Controlled Synthesiser
NJ88C33 MITEL-NJ88C33 Datasheet
155Kb / 11P
   Frequency Synthesiser (I2C BUS Programmable)
logo
Zarlink Semiconductor I...
SP5524 ZARLINK-SP5524 Datasheet
286Kb / 10P
   Bidirectional I2C Bus Controlled Synthesiser
NJ88C33 ZARLINK-NJ88C33 Datasheet
456Kb / 14P
   Frequency Synthesiser (I2C BUS Programmable)
logo
Mitel Networks Corporat...
SP5669 MITEL-SP5669_97 Datasheet
198Kb / 12P
   2.7GHz I2C Bus Controlled Synthesiser
SP5611 MITEL-SP5611 Datasheet
222Kb / 12P
   1쨌3GHz Bidirectional I2C Bus Controlled Synthesiser
logo
Zarlink Semiconductor I...
SP5511 ZARLINK-SP5511 Datasheet
182Kb / 12P
   Bidirectional I2C Bus 4-Address Synthesiser
logo
Mitel Networks Corporat...
SP5502 MITEL-SP5502 Datasheet
250Kb / 8P
   1.3GHz I2C BUS 4-Address Synthesiser
SP5510 MITEL-SP5510 Datasheet
268Kb / 10P
   1.3GHz Bidirectional I2C BUS Controlled Synthesiser
SP5512 MITEL-SP5512 Datasheet
241Kb / 10P
   1.3GHz Bidirectional I2C BUS Controlled Synthesiser
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com