1

2

3

4

5

10

9

8

7

6

TPS63060

TPS63061

PGND

PG

PS/SYNC

EN

VIN

L1

VAUX

GND

FB

VOUT

L2

TPS63060, TPS63061

www.ti.com

SLVSA92B – DECEMBER 2011 – REVISED DECEMBER 2014

5 Device Comparison Table

OUTPUT VOLTAGE

PACKAGE MARKING

DC/DC

TPS63060DSC

QUJ

Adjustable

TPS63061DSC

QUK

5 V

(1)

For detailed ordering information please check the Package Option Addendum section at the end of

this data sheet.

(2)

Contact the factory to confirm availability of other fixed-output voltage versions.

6 Pin Configuration and Functions

DSC PACKAGE

10 PINS

(TOP VIEW)

Pin Functions

PIN

I/O

DESCRIPTION

NAME

NO.

EN

3

I

Enable input. (1 enabled, 0 disabled)

FB

8

I

Voltage feedback of adjustable versions, must be connected to VOUT on fixed output voltage versions

GND

7

Control and logic ground

L1

1

I

Connection for Inductor

L2

10

I

Connection for Inductor

PG

5

O

Output power good (1 good, 0 failure; open drain)

PS/SYNC

4

I

Enable / disable power save mode (1 disabled, 0 enabled, clock signal for synchronization)

VAUX

6

Connection for Capacitor

VIN

2

I

Supply voltage for power stage

VOUT

9

O

Buck-boost converter output

PowerPAD™

Power ground. Must be soldered to achieve appropriate power dissipation. Must be connected to PGND.

Copyright © 2011–2014, Texas Instruments Incorporated

Submit Documentation Feedback

3

Product Folder Links: TPS63060 TPS63061