Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

X9408YV24 Datasheet(PDF) 4 Page - Intersil Corporation

Part # X9408YV24
Description  Quad Digitally Controlled Potentiometers
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTERSIL [Intersil Corporation]
Direct Link  http://www.intersil.com/cda/home
Logo INTERSIL - Intersil Corporation

X9408YV24 Datasheet(HTML) 4 Page - Intersil Corporation

  X9408YV24 Datasheet HTML 1Page - Intersil Corporation X9408YV24 Datasheet HTML 2Page - Intersil Corporation X9408YV24 Datasheet HTML 3Page - Intersil Corporation X9408YV24 Datasheet HTML 4Page - Intersil Corporation X9408YV24 Datasheet HTML 5Page - Intersil Corporation X9408YV24 Datasheet HTML 6Page - Intersil Corporation X9408YV24 Datasheet HTML 7Page - Intersil Corporation X9408YV24 Datasheet HTML 8Page - Intersil Corporation X9408YV24 Datasheet HTML 9Page - Intersil Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 20 page
background image
4
FN8191.4
January 15, 2009
Principals of Operation
The X9408 is a highly integrated microcircuit incorporating
four resistor arrays and their associated registers and
counters and the serial interface logic providing direct
communication between the host and the XDCP
potentiometers.
Serial Interface
The X9408 supports a bidirectional bus oriented protocol.
The protocol defines any device that sends data onto the
bus as a transmitter and the receiving device as the receiver.
The device controlling the transfer is a master and the
device being controlled is the slave. The master will always
initiate data transfers and provide the clock for both transmit
and receive operations. Therefore, the X9408 will be
considered a slave device in all applications.
Clock and Data Conventions
Data states on the SDA line can change only during SCL
LOW periods (tLOW). SDA state changes during SCL HIGH
are reserved for indicating start and stop conditions.
Start Condition
All commands to the X9408 are preceded by the start
condition, which is a HIGH to LOW transition of SDA while
SCL is HIGH (tHIGH). The X9408 continuously monitors the
SDA and SCL lines for the start condition and will not
respond to any command until this condition is met.
Stop Condition
All communications must be terminated by a stop condition,
which is a LOW to HIGH transition of SDA while SCL is
HIGH.
Acknowledge
Acknowledge is a software convention used to provide a
positive handshake between the master and slave devices
on the bus to indicate the successful receipt of data. The
transmitting device, either the master or the slave, will
release the SDA bus after transmitting eight bits. The master
generates a ninth clock cycle and during this period the
receiver pulls the SDA line LOW to acknowledge that it
successfully received the eight bits of data.
The X9408 will respond with an acknowledge after
recognition of a start condition and its slave address and
once again after successful receipt of the command byte. If
the command is followed by a data byte the X9408 will
respond with a final acknowledge.
Array Description
The X9408 is comprised of four resistor arrays. Each array
contains 63 discrete resistive segments that are connected
in series. The physical ends of each array are equivalent to
the fixed terminals of a mechanical potentiometer (RH and
RLinputs).
At both ends of each array and between each resistor
segment is a CMOS switch connected to the wiper (RW)
output. Within each individual array only one switch may be
turned on at a time. These switches are controlled by the
Wiper Counter Register (WCR). The six bits of the WCR are
decoded to select, and enable, one of sixty-four switches.
The WCR may be written directly, or it can be changed by
transferring the contents of one of four associated Data
Registers into the WCR. These Data Registers and the WCR
can be read and written by the host system.
Device Addressing
Following a start condition the master must output the
address of the slave it is accessing. The most significant four
bits of the slave address are the device type identifier (refer
to Figure 1 below). For the X9408 this is fixed as 0101[B].
The next four bits of the slave address are the device
address. The physical device address is defined by the state
of the A0 - A3 inputs. The X9408 compares the serial data
stream with the address input state; a successful compare of
all four address bits is required for the X9408 to respond with
an acknowledge. The A0 - A3 inputs can be actively driven
by CMOS input signals or tied to VCC or VSS.
Acknowledge Polling
The disabling of the inputs, during the internal Nonvolatile
write operation, can be used to take advantage of the typical
5ms EEPROM write cycle time. Once the stop condition is
issued to indicate the end of the nonvolatile write command
the X9408 initiates the internal write cycle. ACK polling can
be initiated immediately. This involves issuing the start
condition followed by the device slave address. If the X9408
is still busy with the write operation no ACK will be returned.
If the X9408 has completed the write operation an ACK will
be returned and the master can then proceed with the next
operation.
1
00
A3
A2
A1
A0
DEVICE TYPE
IDENTIFIER
DEVICE ADDRESS
1
FIGURE 1. SLAVE ADDRESS
X9408


Similar Part No. - X9408YV24

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
X9408YV24 INTERSIL-X9408YV24 Datasheet
373Kb / 21P
   Low Noise/Low Power/2-Wire Bus
X9408YV24 INTERSIL-X9408YV24 Datasheet
336Kb / 20P
   Quad Digitally Controlled (XDCP?? Potentiometers
logo
Renesas Technology Corp
X9408YV24 RENESAS-X9408YV24 Datasheet
814Kb / 20P
   Low Noise/Low Power/2-Wire Bus Quad Digitally Controlled (XDCP?? Potentiometers
logo
Intersil Corporation
X9408YV24-2.7 INTERSIL-X9408YV24-2.7 Datasheet
373Kb / 21P
   Low Noise/Low Power/2-Wire Bus
logo
Renesas Technology Corp
X9408YV24-2.7 RENESAS-X9408YV24-2.7 Datasheet
814Kb / 20P
   Low Noise/Low Power/2-Wire Bus Quad Digitally Controlled (XDCP?? Potentiometers
More results

Similar Description - X9408YV24

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
ISL22346 INTERSIL-ISL22346_09 Datasheet
586Kb / 16P
   Quad Digitally Controlled Potentiometers
X9259 INTERSIL-X9259_07 Datasheet
319Kb / 21P
   Quad Digitally-Controlled Potentiometers
X9400WS24ZT1 INTERSIL-X9400WS24ZT1 Datasheet
405Kb / 20P
   Quad Digitally Controlled Potentiometers
September 2, 2015
X9400 INTERSIL-X9400_06 Datasheet
356Kb / 19P
   Quad Digitally Controlled Potentiometers
ISL22346 INTERSIL-ISL22346 Datasheet
485Kb / 13P
   Quad Digitally Controlled Potentiometers
ISL22349 INTERSIL-ISL22349_09 Datasheet
389Kb / 13P
   Quad Digitally Controlled Potentiometers
X9409 INTERSIL-X9409_06 Datasheet
356Kb / 20P
   Quad Digitally Controlled Potentiometers
logo
Xicor Inc.
X9409 XICOR-X9409 Datasheet
407Kb / 21P
   Quad Digitally Controlled Potentiometers
logo
Intersil Corporation
X9250 INTERSIL-X9250_06 Datasheet
356Kb / 20P
   Quad Digitally Controlled Potentiometers
ISL22349 INTERSIL-ISL22349 Datasheet
332Kb / 12P
   Quad Digitally Controlled Potentiometers
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com