Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

MX28F2100BTC-12 Datasheet(PDF) 8 Page - Macronix International

Part # MX28F2100BTC-12
Description  2M-BIT [256K x 8/128K x 16] CMOS FLASH MEMORY
Download  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MCNIX [Macronix International]
Direct Link  http://www.macronix.com
Logo MCNIX - Macronix International

MX28F2100BTC-12 Datasheet(HTML) 8 Page - Macronix International

Back Button MX28F2100BTC-12 Datasheet HTML 4Page - Macronix International MX28F2100BTC-12 Datasheet HTML 5Page - Macronix International MX28F2100BTC-12 Datasheet HTML 6Page - Macronix International MX28F2100BTC-12 Datasheet HTML 7Page - Macronix International MX28F2100BTC-12 Datasheet HTML 8Page - Macronix International MX28F2100BTC-12 Datasheet HTML 9Page - Macronix International MX28F2100BTC-12 Datasheet HTML 10Page - Macronix International MX28F2100BTC-12 Datasheet HTML 11Page - Macronix International MX28F2100BTC-12 Datasheet HTML 12Page - Macronix International Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 45 page
background image
8
MX28F2100B
P/N: PM0382
REV. 1.5, MAR. 24, 1998
When using the Automatic Chip Erase algorithm, note
that
the erase automatically terminates when
adequate erase margin has been achieved for the
memory array(no erase verify command is required).
The margin voltages are internally generated in the
same manner as when the standard Erase Verify
command is used.
If the Erase operation was unsuccessful, bit 5 of the
Status Register will be set to a "1", indicating an Erase
Failure. If Vpp was not within acceptable limits after
the Erase command is issued, the state machine will
not execute an erase sequence; in stead, bit 5 of the
Status Register is set to a "1" to indicate an Erase
Failure, and bit 3 is set to a "1" to indentify that Vpp
supply voltage was not within acceptable limits.
The Automatic Set-up Erase command is a command
only operation that stages the device for automatic
electrical erasure of all bytes in the array. Automatic
set-up erase is performed by writing XX30H to the
command register.
To commence Automatic Chip Erase, the command
XX30H must be written again to the command register.
SET-UP AUTOMATIC BLOCK ERASE/ERASE
COMMANDS
The Automatic Block Erase does not require the device
to be entirely pre-programmed prior to executing the
Automatic Set-up Block Erase command and
Automatic Block Erase command. Upon executing the
Automatic Block Erase command, the device
automatically will program and verify the block(s)
memory for an all-zero data pattern. The system is not
required to provide any controls or timing during these
operations.
When the block(s) is automatically verified to contain
an all-zero pattern, a self-timed block erase and verify
begin.
The system is not required to provide any
control or timing during these operations.
When using the Automatic Block Erase algorithm, note
that the erase automatically terminates when adequate
erase margin has been achieved for the memory array
(no erase verify command is required). The margin
voltages are internally generated in the same manner
as when the standard Erase Verify command is used.
The Automatic Set-up Block Erase command is a com-
mand only operation that stages the device for auto-
matic electrical erasure of selected blocks in the array.
Automatic Set-up Block Erase is performed by writing
XX20H to the command register. To enter Automatic
Block Erase, the user must write the command D0H to
the command register. Block addresses selected are
loaded into internal register on the second falling edge
of WE. Each successive block load cycle started by the
falling edge of WE must begin within 30us from the
rising edge of the preceding WE.
Otherwise, the
loading period ends and internal auto block erase cycle
starts.
ERASE SUSPEND
This command only has meaning while the state ma-
chine is executing Automatic Chip/Block Erase opera-
tion, and therefore will only be responded to during
Automatic Chip/Block Erase operation. It is noted that
Erase Suspend is meaningful for block erase only after
block addresses load are finished (100 us after the last
address is loaded). After this command has been ex-
ecuted, the command register will initiate erase sus-
pend mode. The state machine will set DQ7, DQ6 as 1,
1, after suspend is ready. At this time, state machine
only allows the command register to respond to the
Read Memory Array, Erase Resume and Read Status
Register.


Similar Part No. - MX28F2100BTC-12

ManufacturerPart #DatasheetDescription
logo
Macronix International
MX28F2000P MCNIX-MX28F2000P Datasheet
191Kb / 33P
   2M-BIT [256K x 8] CMOS FLASH MEMORY
MX28F2000PPC-12C4 MCNIX-MX28F2000PPC-12C4 Datasheet
191Kb / 33P
   2M-BIT [256K x 8] CMOS FLASH MEMORY
MX28F2000PPC-70C4 MCNIX-MX28F2000PPC-70C4 Datasheet
191Kb / 33P
   2M-BIT [256K x 8] CMOS FLASH MEMORY
MX28F2000PPC-90C4 MCNIX-MX28F2000PPC-90C4 Datasheet
191Kb / 33P
   2M-BIT [256K x 8] CMOS FLASH MEMORY
MX28F2000PQC-12C4 MCNIX-MX28F2000PQC-12C4 Datasheet
191Kb / 33P
   2M-BIT [256K x 8] CMOS FLASH MEMORY
More results

Similar Description - MX28F2100BTC-12

ManufacturerPart #DatasheetDescription
logo
Macronix International
MX28F2000T MCNIX-MX28F2000T Datasheet
115Kb / 31P
   2M-BIT [256K x 8] CMOS FLASH MEMORY
MX29F022 MCNIX-MX29F022 Datasheet
595Kb / 46P
   2M-BIT[256K x 8]CMOS FLASH MEMORY
MX29F002 MCNIX-MX29F002 Datasheet
608Kb / 51P
   2M-BIT [256K x 8] CMOS FLASH MEMORY
MX28F2000P MCNIX-MX28F2000P Datasheet
191Kb / 33P
   2M-BIT [256K x 8] CMOS FLASH MEMORY
MX29F022T MCNIX-MX29F022T_98 Datasheet
231Kb / 38P
   2M-BIT[256K x 8]CMOS FLASH MEMORY
logo
Fujitsu Component Limit...
MBM29LV200TC FUJITSU-MBM29LV200TC Datasheet
488Kb / 54P
   2M (256K X 8/128K X 16) BIT
MBM29F200TC FUJITSU-MBM29F200TC Datasheet
508Kb / 48P
   2M (256K X 8/128K X 16) BIT
logo
Sharp Corporation
LH532000B-1 SHARP-LH532000B-1 Datasheet
72Kb / 8P
   CMOS 2M (256K x 8/128K x 16) MROM
logo
Force Technologies Ltd
FT29F200CT FORCE-FT29F200CT Datasheet
2Mb / 49P
   2M-BIT [256K x 8 / 128K x 16] SINGLE VOLTAGE 5V ONLY FLASH MEMORY
logo
Sharp Corporation
LH532000B SHARP-LH532000B Datasheet
68Kb / 7P
   CMOS 2M (256K x 8/128K x 16) MROM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com